




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                            |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                  |
| Speed                      | 40MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART                                                                                                          |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                        |
| Number of I/O              | 24                                                                                                                                                                  |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 32K x 8                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V                                                                                                                                                        |
| Data Converters            | A/D 24x12b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                                                |
| Supplier Device Package    | 32-QFN (5x5)                                                                                                                                                        |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32pg1b100f128gm32-b0r">https://www.e-xfl.com/product-detail/silicon-labs/efm32pg1b100f128gm32-b0r</a> |

### 3.6.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I<sup>2</sup>C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

### 3.6.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

## 3.7 Security Features

### 3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

### 3.7.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFM32PG1 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2<sup>m</sup>), and SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO module allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

## 3.8 Analog

### 3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

### 3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

### 3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

## 4. Electrical Specifications

### 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on  $T_{AMB}=25^{\circ}\text{C}$  and  $V_{DD}=3.3\text{ V}$ , by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to [Table 4.2 General Operating Conditions on page 11](#) for more details about operational supply and temperature limits.

#### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <http://www.silabs.com/support/quality/pages/default.aspx>.

**Table 4.1. Absolute Maximum Ratings**

| Parameter                                        | Symbol           | Test Condition | Min  | Typ | Max                      | Unit               |
|--------------------------------------------------|------------------|----------------|------|-----|--------------------------|--------------------|
| Storage temperature range                        | $T_{STG}$        |                | -50  | —   | 150                      | $^{\circ}\text{C}$ |
| External main supply voltage                     | $V_{DDMAX}$      |                | 0    | —   | 3.8                      | V                  |
| External main supply voltage ramp rate           | $V_{DDRAMP MAX}$ |                | —    | —   | 1                        | V / $\mu\text{s}$  |
| Voltage on any 5V tolerant GPIO pin <sup>1</sup> | $V_{DIGPIN}$     |                | -0.3 | —   | Min of 5.25 and IOVDD +2 | V                  |
| Voltage on non-5V tolerant GPIO pins             |                  |                | -0.3 | —   | IOVDD+0.3                | V                  |
| Voltage on HFXO pins                             | $V_{HFXOPIN}$    |                | -0.3 | —   | 1.4                      | V                  |
| Total current into VDD power lines (source)      | $I_{VDDMAX}$     |                | —    | —   | 200                      | mA                 |
| Total current into VSS ground lines (sink)       | $I_{VSSMAX}$     |                | —    | —   | 200                      | mA                 |
| Current per I/O pin (sink)                       | $I_{IOMAX}$      |                | —    | —   | 50                       | mA                 |
| Current per I/O pin (source)                     |                  |                | —    | —   | 50                       | mA                 |
| Current for all I/O pins (sink)                  | $I_{IOALLMAX}$   |                | —    | —   | 200                      | mA                 |
| Current for all I/O pins (source)                |                  |                | —    | —   | 200                      | mA                 |
| Voltage difference between AVDD and VREGVDD      | $\Delta V_{DD}$  |                | —    | —   | 0.3                      | V                  |
| Junction Temperature for -G grade devices        | $T_J$            |                | -40  | —   | 105                      | $^{\circ}\text{C}$ |
| Junction Temperature for -I grade devices        |                  |                | -40  | —   | 125                      | $^{\circ}\text{C}$ |

**Note:**

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

## 4.1.10 GPIO

Table 4.16. GPIO

| Parameter                                                      | Symbol          | Test Condition                                                             | Min               | Typ | Max               | Unit |
|----------------------------------------------------------------|-----------------|----------------------------------------------------------------------------|-------------------|-----|-------------------|------|
| Input low voltage                                              | $V_{IOIL}$      |                                                                            | —                 | —   | $IOVDD \cdot 0.3$ | V    |
| Input high voltage                                             | $V_{IOIH}$      |                                                                            | $IOVDD \cdot 0.7$ | —   | —                 | V    |
| Output high voltage relative to IOVDD                          | $V_{IOOH}$      | Sourcing 3 mA, $IOVDD \geq 3$ V,<br>DRIVESTRENGTH <sup>1</sup> = WEAK      | $IOVDD \cdot 0.8$ | —   | —                 | V    |
|                                                                |                 | Sourcing 1.2 mA, $IOVDD \geq 1.62$ V,<br>DRIVESTRENGTH <sup>1</sup> = WEAK | $IOVDD \cdot 0.6$ | —   | —                 | V    |
|                                                                |                 | Sourcing 20 mA, $IOVDD \geq 3$ V,<br>DRIVESTRENGTH <sup>1</sup> = STRONG   | $IOVDD \cdot 0.8$ | —   | —                 | V    |
|                                                                |                 | Sourcing 8 mA, $IOVDD \geq 1.62$ V,<br>DRIVESTRENGTH <sup>1</sup> = STRONG | $IOVDD \cdot 0.6$ | —   | —                 | V    |
| Output low voltage relative to IOVDD                           | $V_{IOOL}$      | Sinking 3 mA, $IOVDD \geq 3$ V,<br>DRIVESTRENGTH <sup>1</sup> = WEAK       | —                 | —   | $IOVDD \cdot 0.2$ | V    |
|                                                                |                 | Sinking 1.2 mA, $IOVDD \geq 1.62$ V,<br>DRIVESTRENGTH <sup>1</sup> = WEAK  | —                 | —   | $IOVDD \cdot 0.4$ | V    |
|                                                                |                 | Sinking 20 mA, $IOVDD \geq 3$ V,<br>DRIVESTRENGTH <sup>1</sup> = STRONG    | —                 | —   | $IOVDD \cdot 0.2$ | V    |
|                                                                |                 | Sinking 8 mA, $IOVDD \geq 1.62$ V,<br>DRIVESTRENGTH <sup>1</sup> = STRONG  | —                 | —   | $IOVDD \cdot 0.4$ | V    |
| Input leakage current                                          | $I_{IOLEAK}$    | All GPIO except LFXO pins, GPIO $\leq IOVDD$ , $T_{amb} \leq 85$ °C        | —                 | 0.1 | 30                | nA   |
|                                                                |                 | LFXO Pins, GPIO $\leq IOVDD$ , $T_{amb} \leq 85$ °C                        | —                 | 0.1 | 50                | nA   |
|                                                                |                 | All GPIO except LFXO pins, GPIO $\leq IOVDD$ , $T_{AMB} > 85$ °C           | —                 | —   | 110               | nA   |
|                                                                |                 | LFXO Pins, GPIO $\leq IOVDD$ , $T_{AMB} > 85$ °C                           | —                 | —   | 250               | nA   |
| Input leakage current on 5VTOL pads above IOVDD                | $I_{5VTOLLEAK}$ | $IOVDD < GPIO \leq IOVDD + 2$ V                                            | —                 | 3.3 | 15                | μA   |
| I/O pin pull-up resistor                                       | $R_{PU}$        |                                                                            | 30                | 43  | 65                | kΩ   |
| I/O pin pull-down resistor                                     | $R_{PD}$        |                                                                            | 30                | 43  | 65                | kΩ   |
| Pulse width of pulses removed by the glitch suppression filter | $t_{IOGLITCH}$  |                                                                            | 20                | 25  | 35                | ns   |

| Parameter                                                                                                                                    | Symbol                      | Test Condition                                                                | Min | Typ   | Max | Unit   |
|----------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-------------------------------------------------------------------------------|-----|-------|-----|--------|
| Current from all supplies, using internal reference buffer. Duty-cycled operation. WARMUPMODE <sup>2</sup> = NORMAL                          | I <sub>ADC_NORMAL_HP</sub>  | 35 ksp/s / 16 MHz ADCCLK,<br>BIASPROG = 0, GPBIASACC = 0 <sub>3</sub>         | —   | 102   | —   | μA     |
|                                                                                                                                              |                             | 5 ksp/s / 16 MHz ADCCLK<br>BIASPROG = 0, GPBIASACC = 0 <sub>3</sub>           | —   | 17    | —   | μA     |
| Current from all supplies, using internal reference buffer. Duty-cycled operation. AWARMUPMODE <sup>2</sup> = KEEPINSTANDBY or KEEPINSLOWACC | I <sub>ADC_STANDBY_HP</sub> | 125 ksp/s / 16 MHz ADCCLK,<br>BIASPROG = 0, GPBIASACC = 0 <sub>3</sub>        | —   | 162   | —   | μA     |
|                                                                                                                                              |                             | 35 ksp/s / 16 MHz ADCCLK,<br>BIASPROG = 0, GPBIASACC = 0 <sub>3</sub>         | —   | 123   | —   | μA     |
| Current from HFPERCLK                                                                                                                        | I <sub>ADC_CLK</sub>        | HFPERCLK = 16 MHz                                                             | —   | 140   | —   | μA     |
| ADC Clock Frequency                                                                                                                          | f <sub>ADCCLK</sub>         |                                                                               | —   | —     | 16  | MHz    |
| Throughput rate                                                                                                                              | f <sub>ADCRATE</sub>        |                                                                               | —   | —     | 1   | Msp/s  |
| Conversion time <sup>4</sup>                                                                                                                 | t <sub>ADCCONV</sub>        | 6 bit                                                                         | —   | 7     | —   | cycles |
|                                                                                                                                              |                             | 8 bit                                                                         | —   | 9     | —   | cycles |
|                                                                                                                                              |                             | 12 bit                                                                        | —   | 13    | —   | cycles |
| Startup time of reference generator and ADC core                                                                                             | t <sub>ADCSTART</sub>       | WARMUPMODE <sup>2</sup> = NORMAL                                              | —   | —     | 5   | μs     |
|                                                                                                                                              |                             | WARMUPMODE <sup>2</sup> = KEEPINSTANDBY                                       | —   | —     | 2   | μs     |
|                                                                                                                                              |                             | WARMUPMODE <sup>2</sup> = KEEPINSLOWACC                                       | —   | —     | 1   | μs     |
| SNDR at 1Msp/s and f <sub>in</sub> = 10kHz                                                                                                   | SNDR <sub>ADC</sub>         | Internal reference, 2.5 V full-scale, differential (-1.25, 1.25)              | 58  | 67    | —   | dB     |
|                                                                                                                                              |                             | v <sub>refp_in</sub> = 1.25 V direct mode with 2.5 V full-scale, differential | —   | 68    | —   | dB     |
| Spurious-Free Dynamic Range (SFDR)                                                                                                           | SFDR <sub>ADC</sub>         | 1 MSamples/s, 10 kHz full-scale sine wave                                     | —   | 75    | —   | dB     |
| Input referred ADC noise, rms                                                                                                                | V <sub>REF_NOISE</sub>      | Including quantization noise and distortion                                   | —   | 380   | —   | μV     |
| Offset Error                                                                                                                                 | V <sub>ADCOFFSETERR</sub>   |                                                                               | -3  | 0.25  | 3   | LSB    |
| Gain error in ADC                                                                                                                            | V <sub>ADC_GAIN</sub>       | Using internal reference                                                      | —   | -0.2  | 5   | %      |
|                                                                                                                                              |                             | Using external reference                                                      | —   | -1    | —   | %      |
| Differential non-linearity (DNL)                                                                                                             | DNL <sub>ADC</sub>          | 12 bit resolution, No Missing Codes                                           | -1  | —     | 2   | LSB    |
| Integral non-linearity (INL), End point method                                                                                               | INL <sub>ADC</sub>          | 12 bit resolution                                                             | -6  | —     | 6   | LSB    |
| Temperature Sensor Slope                                                                                                                     | V <sub>TS_SLOPE</sub>       |                                                                               | —   | -1.84 | —   | mV/°C  |

**I2C Fast-mode (Fm)****Table 4.22. I2C Fast-mode (Fm)<sup>1</sup>**

| Parameter                                        | Symbol              | Test Condition | Min | Typ | Max | Unit |
|--------------------------------------------------|---------------------|----------------|-----|-----|-----|------|
| SCL clock frequency <sup>2</sup>                 | f <sub>SCL</sub>    |                | 0   | —   | 400 | kHz  |
| SCL clock low time                               | t <sub>LOW</sub>    |                | 1.3 | —   | —   | μs   |
| SCL clock high time                              | t <sub>HIGH</sub>   |                | 0.6 | —   | —   | μs   |
| SDA set-up time                                  | t <sub>SU,DAT</sub> |                | 100 | —   | —   | ns   |
| SDA hold time <sup>3</sup>                       | t <sub>HD,DAT</sub> |                | 100 | —   | 900 | ns   |
| Repeated START condition set-up time             | t <sub>SU,STA</sub> |                | 0.6 | —   | —   | μs   |
| (Repeated) START condition hold time             | t <sub>HD,STA</sub> |                | 0.6 | —   | —   | μs   |
| STOP condition set-up time                       | t <sub>SU,STO</sub> |                | 0.6 | —   | —   | μs   |
| Bus free time between a STOP and START condition | t <sub>BUF</sub>    |                | 1.3 | —   | —   | μs   |

**Note:**

1. For CLHR set to 1 in the I2Cn\_CTRL register
2. For the minimum HPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual
3. The maximum SDA hold time (t<sub>HD,DAT</sub>) needs to be met only when the device does not stretch the low time of SCL (t<sub>LOW</sub>)

**I2C Fast-mode Plus (Fm+)****Table 4.23. I2C Fast-mode Plus (Fm+)<sup>1</sup>**

| Parameter                                        | Symbol              | Test Condition | Min  | Typ | Max  | Unit |
|--------------------------------------------------|---------------------|----------------|------|-----|------|------|
| SCL clock frequency <sup>2</sup>                 | f <sub>SCL</sub>    |                | 0    | —   | 1000 | kHz  |
| SCL clock low time                               | t <sub>LOW</sub>    |                | 0.5  | —   | —    | μs   |
| SCL clock high time                              | t <sub>HIGH</sub>   |                | 0.26 | —   | —    | μs   |
| SDA set-up time                                  | t <sub>SU,DAT</sub> |                | 50   | —   | —    | ns   |
| SDA hold time                                    | t <sub>HD,DAT</sub> |                | 100  | —   | —    | ns   |
| Repeated START condition set-up time             | t <sub>SU,STA</sub> |                | 0.26 | —   | —    | μs   |
| (Repeated) START condition hold time             | t <sub>HD,STA</sub> |                | 0.26 | —   | —    | μs   |
| STOP condition set-up time                       | t <sub>SU,STO</sub> |                | 0.26 | —   | —    | μs   |
| Bus free time between a STOP and START condition | t <sub>BUF</sub>    |                | 0.5  | —   | —    | μs   |

**Note:**

1. For CLHR set to 0 or 1 in the I2Cn\_CTRL register
2. For the minimum HPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual

## 4.2.1 Supply Current




Figure 4.3. EM0 Active Mode Typical Supply Current






Figure 4.4. EM1 Sleep Mode Typical Supply Current

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.



**Figure 4.12. HFRCO and AUXHFRCO Typical Performance at 16 MHz**



**Figure 4.13. HFRCO and AUXHFRCO Typical Performance at 13 MHz**



## 6. Pin Definitions

### 6.1 EFM32PG1 QFN48 with DC-DC Definition




Figure 6.1. EFM32PG1 QFN48 with DC-DC Pinout

| QFN48 Pin# and Name |          | Pin Alternate Functionality / Description                                                                |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
|---------------------|----------|----------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                                                                                   | Timers                                                                                                                                                                                                                                         | Communication                                                                                                                                                                                                         | Other                                                                                             |
| 37                  | VREGVSS  | Voltage regulator VSS                                                                                    |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
| 38                  | VREGSW   | DCDC regulator switching node                                                                            |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
| 39                  | VREGVDD  | Voltage regulator VDD input                                                                              |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
| 40                  | DVDD     | Digital power supply.                                                                                    |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
| 41                  | DECOUPLE | Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
| 42                  | IOVDD    | Digital IO power supply.                                                                                 |                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                                                                                                   |
| 43                  | PC6      | BUSAX<br>BUSBY                                                                                           | TIM0_CC0 #11<br>TIM0_CC1 #10<br>TIM0_CC2 #9<br>TIM0_CDTI0 #8<br>TIM0_CDTI1 #7<br>TIM0_CDTI2 #6<br>TIM1_CC0 #11<br>TIM1_CC1 #10<br>TIM1_CC2 #9<br>TIM1_CC3 #8 LE-<br>TIM0_OUT0 #11 LE-<br>TIM0_OUT1 #10<br>PCNT0_S0IN #11<br>PCNT0_S1IN #10     | US0_TX #11 US0_RX<br>#10 US0_CLK #9<br>US0_CS #8 US0_CTS<br>#7 US0_RTS #6<br>US1_TX #11 US1_RX<br>#10 US1_CLK #9<br>US1_CS #8 US1_CTS<br>#7 US1_RTS #6<br>LEU0_TX #11 LEU0_RX<br>#10 I2C0_SDA #11<br>I2C0_SCL #10     | CMU_CLK0 #2<br>PRS_CH0 #8 PRS_CH9<br>#11 PRS_CH10 #0<br>PRS_CH11 #5<br>ACMP0_O #11<br>ACMP1_O #11 |
| 44                  | PC7      | BUSAY<br>BUSBX                                                                                           | TIM0_CC0 #12<br>TIM0_CC1 #11<br>TIM0_CC2 #10<br>TIM0_CDTI0 #9<br>TIM0_CDTI1 #8<br>TIM0_CDTI2 #7<br>TIM1_CC0 #12<br>TIM1_CC1 #11<br>TIM1_CC2 #10<br>TIM1_CC3 #9 LE-<br>TIM0_OUT0 #12 LE-<br>TIM0_OUT1 #11<br>PCNT0_S0IN #12<br>PCNT0_S1IN #11   | US0_TX #12 US0_RX<br>#11 US0_CLK #10<br>US0_CS #9 US0_CTS<br>#8 US0_RTS #7<br>US1_TX #12 US1_RX<br>#11 US1_CLK #10<br>US1_CS #9 US1_CTS<br>#8 US1_RTS #7<br>LEU0_TX #12 LEU0_RX<br>#11 I2C0_SDA #12<br>I2C0_SCL #11   | CMU_CLK1 #2<br>PRS_CH0 #9 PRS_CH9<br>#12 PRS_CH10 #1<br>PRS_CH11 #0<br>ACMP0_O #12<br>ACMP1_O #12 |
| 45                  | PC8      | BUSAX<br>BUSBY                                                                                           | TIM0_CC0 #13<br>TIM0_CC1 #12<br>TIM0_CC2 #11<br>TIM0_CDTI0 #10<br>TIM0_CDTI1 #9<br>TIM0_CDTI2 #8<br>TIM1_CC0 #13<br>TIM1_CC1 #12<br>TIM1_CC2 #11<br>TIM1_CC3 #10 LE-<br>TIM0_OUT0 #13 LE-<br>TIM0_OUT1 #12<br>PCNT0_S0IN #13<br>PCNT0_S1IN #12 | US0_TX #13 US0_RX<br>#12 US0_CLK #11<br>US0_CS #10 US0_CTS<br>#9 US0_RTS #8<br>US1_TX #13 US1_RX<br>#12 US1_CLK #11<br>US1_CS #10 US1_CTS<br>#9 US1_RTS #8<br>LEU0_TX #13 LEU0_RX<br>#12 I2C0_SDA #13<br>I2C0_SCL #12 | PRS_CH0 #10<br>PRS_CH9 #13<br>PRS_CH10 #2<br>PRS_CH11 #1<br>ACMP0_O #13<br>ACMP1_O #13            |

| QFN32 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                                                                                   |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
|---------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                                                                                                                                                                      | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                     |
| 4                   | PF3      | BUSAY<br>BUSBX                                                                                                                                                                              | TIM0_CC0 #27<br>TIM0_CC1 #26<br>TIM0_CC2 #25<br>TIM0_CDTI0 #24<br>TIM0_CDTI1 #23<br>TIM0_CDTI2 #22<br>TIM1_CC0 #27<br>TIM1_CC1 #26<br>TIM1_CC2 #25<br>TIM1_CC3 #24 LE-<br>TIM0_OUT0 #27 LE-<br>TIM0_OUT1 #26<br>PCNT0_S0IN #27<br>PCNT0_S1IN #26 | US0_TX #27 US0_RX<br>#26 US0_CLK #25<br>US0_CS #24 US0_CTS<br>#23 US0_RTS #22<br>US1_TX #27 US1_RX<br>#26 US1_CLK #25<br>US1_CS #24 US1_CTS<br>#23 US1_RTS #22<br>LEU0_TX #27 LEU0_RX<br>#26 I2C0_SDA #27<br>I2C0_SCL #26 | CMU_CLK1 #6<br>PRS_CH0 #3 PRS_CH1<br>#2 PRS_CH2 #1<br>PRS_CH3 #0 ACMP0_O<br>#27 ACMP1_O #27<br>DBG_TDI #0 |
| 5                   | PF4      | BUSAX<br>BUSBY                                                                                                                                                                              | TIM0_CC0 #28<br>TIM0_CC1 #27<br>TIM0_CC2 #26<br>TIM0_CDTI0 #25<br>TIM0_CDTI1 #24<br>TIM0_CDTI2 #23<br>TIM1_CC0 #28<br>TIM1_CC1 #27<br>TIM1_CC2 #26<br>TIM1_CC3 #25 LE-<br>TIM0_OUT0 #28 LE-<br>TIM0_OUT1 #27<br>PCNT0_S0IN #28<br>PCNT0_S1IN #27 | US0_TX #28 US0_RX<br>#27 US0_CLK #26<br>US0_CS #25 US0_CTS<br>#24 US0_RTS #23<br>US1_TX #28 US1_RX<br>#27 US1_CLK #26<br>US1_CS #25 US1_CTS<br>#24 US1_RTS #23<br>LEU0_TX #28 LEU0_RX<br>#27 I2C0_SDA #28<br>I2C0_SCL #27 | PRS_CH0 #4 PRS_CH1<br>#3 PRS_CH2 #2<br>PRS_CH3 #1 ACMP0_O<br>#28 ACMP1_O #28                              |
| 6                   | AVDD_1   | Analog power supply 1.                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 7                   | HFXTAL_N | High Frequency Crystal input pin.                                                                                                                                                           |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 8                   | HFXTAL_P | High Frequency Crystal output pin.                                                                                                                                                          |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 9                   | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 10                  | PD9      | BUSCY<br>BUSDX                                                                                                                                                                              | TIM0_CC0 #17<br>TIM0_CC1 #16<br>TIM0_CC2 #15<br>TIM0_CDTI0 #14<br>TIM0_CDTI1 #13<br>TIM0_CDTI2 #12<br>TIM1_CC0 #17<br>TIM1_CC1 #16<br>TIM1_CC2 #15<br>TIM1_CC3 #14 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT1 #16<br>PCNT0_S0IN #17<br>PCNT0_S1IN #16 | US0_TX #17 US0_RX<br>#16 US0_CLK #15<br>US0_CS #14 US0_CTS<br>#13 US0_RTS #12<br>US1_TX #17 US1_RX<br>#16 US1_CLK #15<br>US1_CS #14 US1_CTS<br>#13 US1_RTS #12<br>LEU0_TX #17 LEU0_RX<br>#16 I2C0_SDA #17<br>I2C0_SCL #16 | CMU_CLK0 #4<br>PRS_CH3 #8 PRS_CH4<br>#0 PRS_CH5 #6<br>PRS_CH6 #11<br>ACMP0_O #17<br>ACMP1_O #17           |

| QFN32 Pin# and Name |          | Pin Alternate Functionality / Description |                                                                                                                                                                                                                                    |                                                                                                                                                                                                           |                                                                                                         |
|---------------------|----------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                    | Timers                                                                                                                                                                                                                             | Communication                                                                                                                                                                                             | Other                                                                                                   |
| 19                  | PB11     | BUSCY<br>BUSDX                            | TIM0_CC0 #6<br>TIM0_CC1 #5<br>TIM0_CC2 #4<br>TIM0_CDTI0 #3<br>TIM0_CDTI1 #2<br>TIM0_CDTI2 #1<br>TIM1_CC0 #6<br>TIM1_CC1 #5<br>TIM1_CC2 #4<br>TIM1_CC3 #3 LE-<br>TIM0_OUT0 #6 LE-<br>TIM0_OUT1 #5<br>PCNT0_S0IN #6<br>PCNT0_S1IN #5 | US0_TX #6 US0_RX #5<br>US0_CLK #4 US0_CS<br>#3 US0_CTS #2<br>US0_RTS #1 US1_TX<br>#6 US1_RX #5<br>US1_CLK #4 US1_CS<br>#3 US1_CTS #2<br>US1_RTS #1 LEU0_TX<br>#6 LEU0_RX #5<br>I2C0_SDA #6 I2C0_SCL<br>#5 | PRS_CH6 #6 PRS_CH7<br>#5 PRS_CH8 #4<br>PRS_CH9 #3 ACMP0_O<br>#6 ACMP1_O #6                              |
| 20                  | PB12     | BUSCX<br>BUSDY                            | TIM0_CC0 #7<br>TIM0_CC1 #6<br>TIM0_CC2 #5<br>TIM0_CDTI0 #4<br>TIM0_CDTI1 #3<br>TIM0_CDTI2 #2<br>TIM1_CC0 #7<br>TIM1_CC1 #6<br>TIM1_CC2 #5<br>TIM1_CC3 #4 LE-<br>TIM0_OUT0 #7 LE-<br>TIM0_OUT1 #6<br>PCNT0_S0IN #7<br>PCNT0_S1IN #6 | US0_TX #7 US0_RX #6<br>US0_CLK #5 US0_CS<br>#4 US0_CTS #3<br>US0_RTS #2 US1_TX<br>#7 US1_RX #6<br>US1_CLK #5 US1_CS<br>#4 US1_CTS #3<br>US1_RTS #2 LEU0_TX<br>#7 LEU0_RX #6<br>I2C0_SDA #7 I2C0_SCL<br>#6 | PRS_CH6 #7 PRS_CH7<br>#6 PRS_CH8 #5<br>PRS_CH9 #4 ACMP0_O<br>#7 ACMP1_O #7                              |
| 21                  | PB13     | BUSCY<br>BUSDX                            | TIM0_CC0 #8<br>TIM0_CC1 #7<br>TIM0_CC2 #6<br>TIM0_CDTI0 #5<br>TIM0_CDTI1 #4<br>TIM0_CDTI2 #3<br>TIM1_CC0 #8<br>TIM1_CC1 #7<br>TIM1_CC2 #6<br>TIM1_CC3 #5 LE-<br>TIM0_OUT0 #8 LE-<br>TIM0_OUT1 #7<br>PCNT0_S0IN #8<br>PCNT0_S1IN #7 | US0_TX #8 US0_RX #7<br>US0_CLK #6 US0_CS<br>#5 US0_CTS #4<br>US0_RTS #3 US1_TX<br>#8 US1_RX #7<br>US1_CLK #6 US1_CS<br>#5 US1_CTS #4<br>US1_RTS #3 LEU0_TX<br>#8 LEU0_RX #7<br>I2C0_SDA #8 I2C0_SCL<br>#7 | PRS_CH6 #8 PRS_CH7<br>#7 PRS_CH8 #6<br>PRS_CH9 #5 ACMP0_O<br>#8 ACMP1_O #8<br>DBG_SWO #1<br>GPIO_EM4WU9 |
| 22                  | AVDD_0   | Analog power supply 0.                    |                                                                                                                                                                                                                                    |                                                                                                                                                                                                           |                                                                                                         |
| 23                  | PB14     | LFXTAL_N<br>BUSCX<br>BUSDY                | TIM0_CC0 #9<br>TIM0_CC1 #8<br>TIM0_CC2 #7<br>TIM0_CDTI0 #6<br>TIM0_CDTI1 #5<br>TIM0_CDTI2 #4<br>TIM1_CC0 #9<br>TIM1_CC1 #8<br>TIM1_CC2 #7<br>TIM1_CC3 #6 LE-<br>TIM0_OUT0 #9 LE-<br>TIM0_OUT1 #8<br>PCNT0_S0IN #9<br>PCNT0_S1IN #8 | US0_TX #9 US0_RX #8<br>US0_CLK #7 US0_CS<br>#6 US0_CTS #5<br>US0_RTS #4 US1_TX<br>#9 US1_RX #8<br>US1_CLK #7 US1_CS<br>#6 US1_CTS #5<br>US1_RTS #4 LEU0_TX<br>#9 LEU0_RX #8<br>I2C0_SDA #9 I2C0_SCL<br>#8 | CMU_CLK1 #1<br>PRS_CH6 #9 PRS_CH7<br>#8 PRS_CH8 #7<br>PRS_CH9 #6 ACMP0_O<br>#9 ACMP1_O #9               |

| QFN32 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                                                                                   |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
|---------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                                                                                                                                                                      | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                     |
| 4                   | PF3      | BUSAY<br>BUSBX                                                                                                                                                                              | TIM0_CC0 #27<br>TIM0_CC1 #26<br>TIM0_CC2 #25<br>TIM0_CDTI0 #24<br>TIM0_CDTI1 #23<br>TIM0_CDTI2 #22<br>TIM1_CC0 #27<br>TIM1_CC1 #26<br>TIM1_CC2 #25<br>TIM1_CC3 #24 LE-<br>TIM0_OUT0 #27 LE-<br>TIM0_OUT1 #26<br>PCNT0_S0IN #27<br>PCNT0_S1IN #26 | US0_TX #27 US0_RX<br>#26 US0_CLK #25<br>US0_CS #24 US0_CTS<br>#23 US0_RTS #22<br>US1_TX #27 US1_RX<br>#26 US1_CLK #25<br>US1_CS #24 US1_CTS<br>#23 US1_RTS #22<br>LEU0_TX #27 LEU0_RX<br>#26 I2C0_SDA #27<br>I2C0_SCL #26 | CMU_CLK1 #6<br>PRS_CH0 #3 PRS_CH1<br>#2 PRS_CH2 #1<br>PRS_CH3 #0 ACMP0_O<br>#27 ACMP1_O #27<br>DBG_TDI #0 |
| 5                   | AVDD_1   | Analog power supply 1.                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 6                   | HFXTAL_N | High Frequency Crystal input pin.                                                                                                                                                           |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 7                   | HFXTAL_P | High Frequency Crystal output pin.                                                                                                                                                          |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 8                   | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 9                   | NC       | No Connect.                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                           |
| 10                  | PD9      | BUSCY<br>BUSDX                                                                                                                                                                              | TIM0_CC0 #17<br>TIM0_CC1 #16<br>TIM0_CC2 #15<br>TIM0_CDTI0 #14<br>TIM0_CDTI1 #13<br>TIM0_CDTI2 #12<br>TIM1_CC0 #17<br>TIM1_CC1 #16<br>TIM1_CC2 #15<br>TIM1_CC3 #14 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT1 #16<br>PCNT0_S0IN #17<br>PCNT0_S1IN #16 | US0_TX #17 US0_RX<br>#16 US0_CLK #15<br>US0_CS #14 US0_CTS<br>#13 US0_RTS #12<br>US1_TX #17 US1_RX<br>#16 US1_CLK #15<br>US1_CS #14 US1_CTS<br>#13 US1_RTS #12<br>LEU0_TX #17 LEU0_RX<br>#16 I2C0_SDA #17<br>I2C0_SCL #16 | CMU_CLK0 #4<br>PRS_CH3 #8 PRS_CH4<br>#0 PRS_CH5 #6<br>PRS_CH6 #11<br>ACMP0_O #17<br>ACMP1_O #17           |
| 11                  | PD10     | BUSCX<br>BUSDY                                                                                                                                                                              | TIM0_CC0 #18<br>TIM0_CC1 #17<br>TIM0_CC2 #16<br>TIM0_CDTI0 #15<br>TIM0_CDTI1 #14<br>TIM0_CDTI2 #13<br>TIM1_CC0 #18<br>TIM1_CC1 #17<br>TIM1_CC2 #16<br>TIM1_CC3 #15 LE-<br>TIM0_OUT0 #18 LE-<br>TIM0_OUT1 #17<br>PCNT0_S0IN #18<br>PCNT0_S1IN #17 | US0_TX #18 US0_RX<br>#17 US0_CLK #16<br>US0_CS #15 US0_CTS<br>#14 US0_RTS #13<br>US1_TX #18 US1_RX<br>#17 US1_CLK #16<br>US1_CS #15 US1_CTS<br>#14 US1_RTS #13<br>LEU0_TX #18 LEU0_RX<br>#17 I2C0_SDA #18<br>I2C0_SCL #17 | CMU_CLK1 #4<br>PRS_CH3 #9 PRS_CH4<br>#1 PRS_CH5 #0<br>PRS_CH6 #12<br>ACMP0_O #18<br>ACMP1_O #18           |

| QFN32 Pin# and Name |          | Pin Alternate Functionality / Description |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                           |                                                                                                                |
|---------------------|----------|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| Pin #               | Pin Name | Analog                                    | Timers                                                                                                                                                                                                                                           | Communication                                                                                                                                                                                                             | Other                                                                                                          |
| 16                  | PD15     | BUSCY<br>BUSDX                            | TIM0_CC0 #23<br>TIM0_CC1 #22<br>TIM0_CC2 #21<br>TIM0_CDTI0 #20<br>TIM0_CDTI1 #19<br>TIM0_CDTI2 #18<br>TIM1_CC0 #23<br>TIM1_CC1 #22<br>TIM1_CC2 #21<br>TIM1_CC3 #20 LE-<br>TIM0_OUT0 #23 LE-<br>TIM0_OUT1 #22<br>PCNT0_S0IN #23<br>PCNT0_S1IN #22 | US0_TX #23 US0_RX<br>#22 US0_CLK #21<br>US0_CS #20 US0_CTS<br>#19 US0_RTS #18<br>US1_TX #23 US1_RX<br>#22 US1_CLK #21<br>US1_CS #20 US1_CTS<br>#19 US1_RTS #18<br>LEU0_TX #23 LEU0_RX<br>#22 I2C0_SDA #23<br>I2C0_SCL #22 | CMU_CLK1 #5<br>PRS_CH3 #14<br>PRS_CH4 #6 PRS_CH5<br>#5 PRS_CH6 #17<br>ACMP0_O #23<br>ACMP1_O #23<br>DBG_SWO #2 |
| 17                  | PA0      | ADC0_EXTN<br>BUSCX<br>BUSDY               | TIM0_CC0 #0<br>TIM0_CC1 #31<br>TIM0_CC2 #30<br>TIM0_CDTI0 #29<br>TIM0_CDTI1 #28<br>TIM0_CDTI2 #27<br>TIM1_CC0 #0<br>TIM1_CC1 #31<br>TIM1_CC2 #30<br>TIM1_CC3 #29 LE-<br>TIM0_OUT0 #0 LE-<br>TIM0_OUT1 #31<br>PCNT0_S0IN #0<br>PCNT0_S1IN #31     | US0_TX #0 US0_RX<br>#31 US0_CLK #30<br>US0_CS #29 US0_CTS<br>#28 US0_RTS #27<br>US1_TX #0 US1_RX<br>#31 US1_CLK #30<br>US1_CS #29 US1_CTS<br>#28 US1_RTS #27<br>LEU0_TX #0 LEU0_RX<br>#31 I2C0_SDA #0<br>I2C0_SCL #31     | CMU_CLK1 #0<br>PRS_CH6 #0 PRS_CH7<br>#10 PRS_CH8 #9<br>PRS_CH9 #8 ACMP0_O<br>#0 ACMP1_O #0                     |
| 18                  | PA1      | ADC0_EXTP<br>BUSCY<br>BUSDX               | TIM0_CC0 #1<br>TIM0_CC1 #0<br>TIM0_CC2 #31<br>TIM0_CDTI0 #30<br>TIM0_CDTI1 #29<br>TIM0_CDTI2 #28<br>TIM1_CC0 #1<br>TIM1_CC1 #0<br>TIM1_CC2 #31<br>TIM1_CC3 #30 LE-<br>TIM0_OUT0 #1 LE-<br>TIM0_OUT1 #0<br>PCNT0_S0IN #1<br>PCNT0_S1IN #0         | US0_TX #1 US0_RX #0<br>US0_CLK #31 US0_CS<br>#30 US0_CTS #29<br>US0_RTS #28 US1_TX<br>#1 US1_RX #0<br>US1_CLK #31 US1_CS<br>#30 US1_CTS #29<br>US1_RTS #28 LEU0_TX<br>#1 LEU0_RX #0<br>I2C0_SDA #1 I2C0_SCL<br>#0         | CMU_CLK0 #0<br>PRS_CH6 #1 PRS_CH7<br>#0 PRS_CH8 #10<br>PRS_CH9 #9 ACMP0_O<br>#1 ACMP1_O #1                     |
| 19                  | PB11     | BUSCY<br>BUSDX                            | TIM0_CC0 #6<br>TIM0_CC1 #5<br>TIM0_CC2 #4<br>TIM0_CDTI0 #3<br>TIM0_CDTI1 #2<br>TIM0_CDTI2 #1<br>TIM1_CC0 #6<br>TIM1_CC1 #5<br>TIM1_CC2 #4<br>TIM1_CC3 #3 LE-<br>TIM0_OUT0 #6 LE-<br>TIM0_OUT1 #5<br>PCNT0_S0IN #6<br>PCNT0_S1IN #5               | US0_TX #6 US0_RX #5<br>US0_CLK #4 US0_CS<br>#3 US0_CTS #2<br>US0_RTS #1 US1_TX<br>#6 US1_RX #5<br>US1_CLK #4 US1_CS<br>#3 US1_CTS #2<br>US1_RTS #1 LEU0_TX<br>#6 LEU0_RX #5<br>I2C0_SDA #6 I2C0_SCL<br>#5                 | PRS_CH6 #6 PRS_CH7<br>#5 PRS_CH8 #4<br>PRS_CH9 #3 ACMP0_O<br>#6 ACMP1_O #6                                     |

| Alternate     | LOCATION                                |                                          |                                           |                                             |                                              |                                              |                                          |                                          |                                                                                                                                                           |
|---------------|-----------------------------------------|------------------------------------------|-------------------------------------------|---------------------------------------------|----------------------------------------------|----------------------------------------------|------------------------------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0 - 3                                   | 4 - 7                                    | 8 - 11                                    | 12 - 15                                     | 16 - 19                                      | 20 - 23                                      | 24 - 27                                  | 28 - 31                                  | Description                                                                                                                                               |
| US0_RX        | 0: PA1<br>1: PA2<br>2: PA3<br>3: PA4    | 4: PA5<br>5: PB11<br>6: PB12<br>7: PB13  | 8: PB14<br>9: PB15<br>10: PC6<br>11: PC7  | 12: PC8<br>13: PC9<br>14: PC10<br>15: PC11  | 16: PD9<br>17: PD10<br>18: PD11<br>19: PD12  | 20: PD13<br>21: PD14<br>22: PD15<br>23: PF0  | 24: PF1<br>25: PF2<br>26: PF3<br>27: PF4 | 28: PF5<br>29: PF6<br>30: PF7<br>31: PA0 | USART0 Asynchronous Receive.<br><br>USART0 Synchronous mode Master Input / Slave Output (MISO).                                                           |
| US0_TX        | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3    | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12   | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10   | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11  | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | USART0 Asynchronous Transmit. Also used as receive input in half duplex communication.<br><br>USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK       | 0: PA2<br>1: PA3<br>2: PA4<br>3: PA5    | 4: PB11<br>5: PB12<br>6: PB13<br>7: PB14 | 8: PB15<br>9: PC6<br>10: PC7<br>11: PC8   | 12: PC9<br>13: PC10<br>14: PC11<br>15: PD9  | 16: PD10<br>17: PD11<br>18: PD12<br>19: PD13 | 20: PD14<br>21: PD15<br>22: PF0<br>23: PF1   | 24: PF2<br>25: PF3<br>26: PF4<br>27: PF5 | 28: PF6<br>29: PF7<br>30: PA0<br>31: PA1 | USART1 clock input / output.                                                                                                                              |
| US1_CS        | 0: PA3<br>1: PA4<br>2: PA5<br>3: PB11   | 4: PB12<br>5: PB13<br>6: PB14<br>7: PB15 | 8: PC6<br>9: PC7<br>10: PC8<br>11: PC9    | 12: PC10<br>13: PC11<br>14: PD9<br>15: PD10 | 16: PD11<br>17: PD12<br>18: PD13<br>19: PD14 | 20: PD15<br>21: PF0<br>22: PF1<br>23: PF2    | 24: PF3<br>25: PF4<br>26: PF5<br>27: PF6 | 28: PF7<br>29: PA0<br>30: PA1<br>31: PA2 | USART1 chip select input / output.                                                                                                                        |
| US1_CTS       | 0: PA4<br>1: PA5<br>2: PB11<br>3: PB12  | 4: PB13<br>5: PB14<br>6: PB15<br>7: PC6  | 8: PC7<br>9: PC8<br>10: PC9<br>11: PC10   | 12: PC11<br>13: PD9<br>14: PD10<br>15: PD11 | 16: PD12<br>17: PD13<br>18: PD14<br>19: PD15 | 20: PF0<br>21: PF1<br>22: PF2<br>23: PF3     | 24: PF4<br>25: PF5<br>26: PF6<br>27: PF7 | 28: PA0<br>29: PA1<br>30: PA2<br>31: PA3 | USART1 Clear To Send hardware flow control input.                                                                                                         |
| US1_RTS       | 0: PA5<br>1: PB11<br>2: PB12<br>3: PB13 | 4: PB14<br>5: PB15<br>6: PC6<br>7: PC7   | 8: PC8<br>9: PC9<br>10: PC10<br>11: PC11  | 12: PD9<br>13: PD10<br>14: PD11<br>15: PD12 | 16: PD13<br>17: PD14<br>18: PD15<br>19: PF0  | 20: PF1<br>21: PF2<br>22: PF3<br>23: PF4     | 24: PF5<br>25: PF6<br>26: PF7<br>27: PA0 | 28: PA1<br>29: PA2<br>30: PA3<br>31: PA4 | USART1 Request To Send hardware flow control output.                                                                                                      |
| US1_RX        | 0: PA1<br>1: PA2<br>2: PA3<br>3: PA4    | 4: PA5<br>5: PB11<br>6: PB12<br>7: PB13  | 8: PB14<br>9: PB15<br>10: PC6<br>11: PC7  | 12: PC8<br>13: PC9<br>14: PC10<br>15: PC11  | 16: PD9<br>17: PD10<br>18: PD11<br>19: PD12  | 20: PD13<br>21: PD14<br>22: PD15<br>23: PF0  | 24: PF1<br>25: PF2<br>26: PF3<br>27: PF4 | 28: PF5<br>29: PF6<br>30: PF7<br>31: PA0 | USART1 Asynchronous Receive.<br><br>USART1 Synchronous mode Master Input / Slave Output (MISO).                                                           |
| US1_TX        | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3    | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12   | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10   | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11  | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | USART1 Asynchronous Transmit. Also used as receive input in half duplex communication.<br><br>USART1 Synchronous mode Master Output / Slave Input (MOSI). |

## 6.5 Analog Port (APORT) Client Maps

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, DACs, etc. The APORT consists of a set of shared buses, switches, and control logic needed to configurably implement the signal routing. A complete description of APORT functionality can be found in the Reference Manual.

Client maps for each analog circuit using the APORT are shown in the following tables. The maps are organized by bus, and show the peripheral's port connection, the shared bus, and the connection from specific bus channel numbers to GPIO pins.

In general, enumerations for the pin selection field in an analog peripheral's register can be determined by finding the desired pin connection in the table and then combining the value in the Port column (APORT\_\_), and the channel identifier (CH\_\_). For example, if pin PF7 is available on port APORT2X as CH23, the register field enumeration to connect to PF7 would be APORT2XCH23. The shared bus used by this connection is indicated in the Bus column.

**Table 6.8. ACMP0 Bus and Pin Mapping**

| Port    | Bus   | CH31 | CH30 | CH29 | CH28 | CH27 | CH26 | CH25 | CH24 | CH23 | CH22 | CH21 | CH20 | CH19 | CH18 | CH17 | CH16 | CH15 | CH14 | CH13 | CH12 | CH11 | CH10 | CH9 | CH8 | CH7  | CH6  | CH5  | CH4  | CH3  | CH2  | CH1 | CH0 |
|---------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-----|-----|------|------|------|------|------|------|-----|-----|
| APORT1X | BUSAX |      |      |      |      |      |      |      |      |      | PF6  |      | PF4  |      | PF2  |      | PF0  |      |      |      |      |      | PC10 |     | PC8 |      | PC6  |      |      |      |      |     |     |
| APORT1Y | BUSAY |      |      |      |      |      |      |      |      | PF7  |      | PF5  |      | PF3  |      | PF1  |      |      |      |      |      | PC11 |      |     | PC9 |      | PC7  |      |      |      |      |     |     |
| APORT2X | BUSBX |      |      |      |      |      |      |      |      | PF7  |      | PF5  |      | PF3  |      | PF1  |      |      |      |      |      |      | PC11 |     | PC9 |      | PC7  |      |      |      |      |     |     |
| APORT2Y | BUSBY |      |      |      |      |      |      |      |      |      | PF6  |      | PF4  |      | PF2  |      | PF0  |      |      |      |      |      | PC10 |     | PC8 |      | PC6  |      |      |      |      |     |     |
| APORT3X | BUSCX |      | PB14 |      | PB12 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | PA4  |      | PA2  |     | PA0 |      | PD14 |      | PD12 |      | PD10 |     |     |
| APORT3Y | BUSCY | PB15 |      | PB13 |      | PB11 |      |      |      |      |      |      |      |      |      |      |      |      |      | PA5  |      | PA3  |      | PA1 |     | PD15 |      | PD13 |      | PD11 |      | PD9 |     |
| APORT4X | BUSDX | PB15 |      | PB13 |      | PB11 |      |      |      |      |      |      |      |      |      |      |      |      |      | PA5  |      | PA3  |      | PA1 |     | PD15 |      | PD13 |      | PD11 |      | PD9 |     |
| APORT4Y | BUSDY |      | PB14 |      | PB12 |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | PA2  |     | PA0 |      | PD14 |      | PD12 |      | PD10 |     |     |



Table 6.9. ACMP1 Bus and Pin Mapping

| APORT4Y | APORT4X | APORT3Y | APORT3X | APORT2Y | APORT2X | APORT1Y | APORT1X | Port |
|---------|---------|---------|---------|---------|---------|---------|---------|------|
| BUSDY   | BUSDX   | BUSCY   | BUSCX   | BUSBY   | BUSBX   | BUSAY   | BUSAX   | Bus  |
|         | PB15    | PB15    |         |         |         |         |         | CH31 |
| PB14    |         |         | PB14    |         |         |         |         | CH30 |
|         | PB13    | PB13    |         |         |         |         |         | CH29 |
| PB12    |         |         | PB12    |         |         |         |         | CH28 |
|         | PB11    | PB11    |         |         |         |         |         | CH27 |
|         |         |         |         |         |         |         |         | CH26 |
|         |         |         |         |         |         |         |         | CH25 |
|         |         |         |         |         |         |         |         | CH24 |
|         |         |         |         |         | PF7     | PF7     |         | CH23 |
|         |         |         |         | PF6     |         |         | PF6     | CH22 |
|         |         |         |         |         | PF5     | PF5     |         | CH21 |
|         |         |         |         | PF4     |         |         | PF4     | CH20 |
|         |         |         |         |         | PF3     | PF3     |         | CH19 |
|         |         |         |         | PF2     |         |         | PF2     | CH18 |
|         |         |         |         |         | PF1     | PF1     |         | CH17 |
|         |         |         |         | PF0     |         |         | PF0     | CH16 |
|         |         |         |         |         |         |         |         | CH15 |
|         |         |         |         |         |         |         |         | CH14 |
|         | PA5     | PA5     |         |         |         |         |         | CH13 |
| PA4     |         |         | PA4     |         |         |         |         | CH12 |
|         | PA3     | PA3     |         |         | PC11    | PC11    |         | CH11 |
| PA2     |         |         | PA2     | PC10    |         |         | PC10    | CH10 |
|         | PA1     | PA1     |         |         | PC9     | PC9     |         | CH9  |
| PA0     |         |         | PA0     | PC8     |         |         | PC8     | CH8  |
|         | PD15    | PD15    |         |         | PC7     | PC7     |         | CH7  |
| PD14    |         |         | PD14    | PC6     |         |         | PC6     | CH6  |
|         | PD13    | PD13    |         |         |         |         |         | CH5  |
| PD12    |         |         | PD12    |         |         |         |         | CH4  |
|         | PD11    | PD11    |         |         |         |         |         | CH3  |
| PD10    |         |         | PD10    |         |         |         |         | CH2  |
|         | PD9     | PD9     |         |         |         |         |         | CH1  |
|         |         |         |         |         |         |         |         | CH0  |

## 7. QFN48 Package Specifications

### 7.1 QFN48 Package Dimensions




Figure 7.1. QFN48 Package Drawing

**Table 7.1. QFN48 Package Dimensions**

| Dimension | Min      | Typ  | Max  |
|-----------|----------|------|------|
| A         | 0.80     | 0.85 | 0.90 |
| A1        | 0.00     | 0.02 | 0.05 |
| A3        | 0.20 REF |      |      |
| b         | 0.18     | 0.25 | 0.30 |
| D         | 6.90     | 7.00 | 7.10 |
| E         | 6.90     | 7.00 | 7.10 |
| D2        | 4.60     | 4.70 | 4.80 |
| E2        | 4.60     | 4.70 | 4.80 |
| e         | 0.50 BSC |      |      |
| L         | 0.30     | 0.40 | 0.50 |
| K         | 0.20     | —    | —    |
| R         | 0.09     | —    | 0.14 |
| aaa       | 0.15     |      |      |
| bbb       | 0.10     |      |      |
| ccc       | 0.10     |      |      |
| ddd       | 0.05     |      |      |
| eee       | 0.08     |      |      |
| fff       | 0.10     |      |      |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 7.2 QFN48 PCB Land Pattern




Figure 7.2. QFN48 PCB Land Pattern Drawing

|           |                                                              |           |
|-----------|--------------------------------------------------------------|-----------|
| 4.1.2     | Operating Conditions . . . . .                               | .11       |
| 4.1.2.1   | General Operating Conditions . . . . .                       | .11       |
| 4.1.3     | Thermal Characteristics . . . . .                            | .12       |
| 4.1.4     | DC-DC Converter . . . . .                                    | .13       |
| 4.1.5     | Current Consumption . . . . .                                | .15       |
| 4.1.5.1   | Current Consumption 3.3 V without DC-DC Converter . . . . .  | .15       |
| 4.1.5.2   | Current Consumption 3.3 V using DC-DC Converter . . . . .    | .16       |
| 4.1.5.3   | Current Consumption 1.85 V without DC-DC Converter . . . . . | .18       |
| 4.1.6     | Wake up times . . . . .                                      | .19       |
| 4.1.7     | Brown Out Detector . . . . .                                 | .19       |
| 4.1.8     | Oscillators . . . . .                                        | .20       |
| 4.1.8.1   | LFXO . . . . .                                               | .20       |
| 4.1.8.2   | HFXO . . . . .                                               | .21       |
| 4.1.8.3   | LFRCO . . . . .                                              | .21       |
| 4.1.8.4   | HFRCO and AUXHFRCO . . . . .                                 | .22       |
| 4.1.8.5   | ULFRCO . . . . .                                             | .22       |
| 4.1.9     | Flash Memory Characteristics . . . . .                       | .23       |
| 4.1.10    | GPIO . . . . .                                               | .24       |
| 4.1.11    | VMON . . . . .                                               | .25       |
| 4.1.12    | ADC . . . . .                                                | .26       |
| 4.1.13    | IDAC . . . . .                                               | .29       |
| 4.1.14    | Analog Comparator (ACMP) . . . . .                           | .31       |
| 4.1.15    | I2C . . . . .                                                | .33       |
| 4.1.16    | USART SPI . . . . .                                          | .35       |
| 4.2       | Typical Performance Curves . . . . .                         | .36       |
| 4.2.1     | Supply Current . . . . .                                     | .37       |
| 4.2.2     | DC-DC Converter . . . . .                                    | .39       |
| 4.2.3     | Internal Oscillators. . . . .                                | .41       |
| <b>5.</b> | <b>Typical Connection Diagrams . . . . .</b>                 | <b>47</b> |
| 5.1       | Power . . . . .                                              | .47       |
| 5.2       | Other Connections . . . . .                                  | .47       |
| <b>6.</b> | <b>Pin Definitions . . . . .</b>                             | <b>48</b> |
| 6.1       | EFM32PG1 QFN48 with DC-DC Definition . . . . .               | .48       |
| 6.1.1     | EFM32PG1 QFN48 with DC-DC GPIO Overview . . . . .            | .58       |
| 6.2       | EFM32PG1 QFN32 without DC-DC Definition . . . . .            | .59       |
| 6.2.1     | EFM32PG1 QFN32 without DC-DC GPIO Overview . . . . .         | .67       |
| 6.3       | EFM32PG1 QFN32 with DC-DC Definition . . . . .               | .68       |
| 6.3.1     | EFM32PG1 QFN32 with DC-DC GPIO Overview . . . . .            | .75       |
| 6.4       | Alternate Functionality Pinout . . . . .                     | .76       |
| 6.5       | Analog Port (APORT) Client Maps . . . . .                    | .82       |
| <b>7.</b> | <b>QFN48 Package Specifications. . . . .</b>                 | <b>85</b> |
| 7.1       | QFN48 Package Dimensions. . . . .                            | .85       |
| 7.2       | QFN48 PCB Land Pattern. . . . .                              | .87       |
| 7.3       | QFN48 Package Marking . . . . .                              | .89       |