

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I²C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	24
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.85V ~ 3.8V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32pg1b100f256gm32-c0r

1. Feature List

The EFM32PG1 highlighted features are listed below.

- **ARM Cortex-M4 CPU platform**

- High performance 32-bit processor @ up to 40 MHz
- DSP instruction support and Floating Point Unit
- Memory Protection Unit
- Wake-up Interrupt Controller

- **Flexible Energy Management System**

- 63 μ A/MHz in Energy Mode 0 (EM0)
- 2.5 μ A EM2 DeepSleep current (RTCC running with state and RAM retention)
- 0.58 μ A EM4H Hibernate Mode (128 byte RAM retention)

- **Up to 256 kB flash program memory**

- **32 kB RAM data memory**

- **Up to 32 General Purpose I/O Pins**

- Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
- Configurable peripheral I/O locations
- Asynchronous external interrupts
- Output state retention and wake-up from Shutoff Mode

- **Hardware Cryptography**

- AES 128/256-bit keys
- ECC B/K163, B/K233, P192, P224, P256
- SHA-1 and SHA-2 (SHA-224 and SHA-256)

- **Timers/Counters**

- 2× 16-bit Timer/Counter
 - 3 + 4 Compare/Capture/PWM channels
- 1× 32-bit Real Time Counter and Calendar
- 1× 32-bit Ultra Low Energy CRYOTIMER for periodic wake-up from any Energy Mode
- 16-bit Low Energy Timer for waveform generation
- 16-bit Pulse Counter with asynchronous operation
- Watchdog Timer with dedicated RC oscillator

- **8 Channel DMA Controller**

- **12 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling**

- **Communication Interfaces**

- 2× Universal Synchronous/Asynchronous Receiver/ Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S/LIN
 - Triple buffered full/half-duplex operation with flow control
- Low Energy UART
 - Autonomous operation with DMA in Deep Sleep Mode
- I²C Interface with SMBus support
 - Address recognition in EM3 Stop Mode

- **Ultra Low-Power Precision Analog Peripherals**

- 12-bit 1 Msamples/s Analog to Digital Converter
- 2× Analog Comparator
- Digital to Analog Current Converter
- Up to 32 pins connected to analog channels (APORT) shared between Analog Comparators, ADC, and IDAC

- **Ultra efficient Power-on Reset and Brown-Out Detector**

- **Debug Interface**

- 2-pin Serial Wire Debug interface
- 1-pin Serial Wire Viewer
- JTAG (programming only)

- **Wide Operating Range**

- 1.85 V to 3.8 V single power supply
- Integrated dc-dc, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 °C to 85 °C T_{AMB}) and Extended (-40 °C to 125 °C T_J) temperature grades available

- **Packages**

- 7 mm × 7 mm QFN48
- 5 mm × 5 mm QFN32

- **Pre-Programmed UART Bootloader**

- **Full Software Support**

- CMSIS register definitions
- Low-power Hardware Abstraction Layer (HAL)
- Portable software components
- Third-party middleware
- Free and available example code

3.5 Counters/Timers and PWM

3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.5.2 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFCO, and it is capable of providing system wake-up at user defined instances. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

3.5.3 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.5.4 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.5.5 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNN_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.5.6 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.6 Communications and Other Digital Peripherals

3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.6.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART™ provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.8.4 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between 0.05 µA and 64 µA with several ranges consisting of various step sizes.

3.9 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32PG1. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.10 Core and Memory

3.10.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- DSP instruction support and Floating Point Unit
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Up to 256 kB flash program memory
- Up to 32 kB RAM data memory
- Configuration and event handling of all modules
- 2-pin Serial-Wire debug interface

3.10.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.10.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller features 8 channels capable of performing memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staggered, enabling sophisticated operations to be implemented.

3.11 Memory Map

The EFM32PG1 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.2. EFM32PG1 Memory Map — Core Peripherals and Code Space

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Max load current	I _{LOAD_MAX}	Low noise (LN) mode, Heavy Drive ⁴ , T _{amb} ≤ 85 °C	—	—	200	mA
		Low noise (LN) mode, Heavy Drive ⁴ , T _{amb} > 85 °C	—	—	100	mA
		Low noise (LN) mode, Medium Drive ⁴	—	—	100	mA
		Low noise (LN) mode, Light Drive ⁴	—	—	50	mA
		Low power (LP) mode, LPCMPBIAS ³ = 0	—	—	75	µA
		Low power (LP) mode, LPCMPBIAS ³ = 3	—	—	10	mA
DCDC nominal output capacitor	C _{DCDC}	25% tolerance	1	1	1	µF
DCDC nominal output inductor	L _{DCDC}	20% tolerance	4.7	4.7	4.7	µH
Resistance in Bypass mode	R _{BYP}		—	1.2	2.5	Ω

Note:

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}
2. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits
3. In EMU_DCDCMISCCTRL register
4. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.

4.1.10 GPIO

Table 4.16. GPIO

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input low voltage	V _{IOIL}		—	—	IOVDD*0.3	V
Input high voltage	V _{IOIH}		IOVDD*0.7	—	—	V
Output high voltage relative to IOVDD	V _{IOOH}	Sourcing 3 mA, IOVDD \geq 3 V, DRIVESTRENGTH ¹ = WEAK	IOVDD*0.8	—	—	V
		Sourcing 1.2 mA, IOVDD \geq 1.62 V, DRIVESTRENGTH ¹ = WEAK	IOVDD*0.6	—	—	V
		Sourcing 20 mA, IOVDD \geq 3 V, DRIVESTRENGTH ¹ = STRONG	IOVDD*0.8	—	—	V
		Sourcing 8 mA, IOVDD \geq 1.62 V, DRIVESTRENGTH ¹ = STRONG	IOVDD*0.6	—	—	V
Output low voltage relative to IOVDD	V _{IOOL}	Sinking 3 mA, IOVDD \geq 3 V, DRIVESTRENGTH ¹ = WEAK	—	—	IOVDD*0.2	V
		Sinking 1.2 mA, IOVDD \geq 1.62 V, DRIVESTRENGTH ¹ = WEAK	—	—	IOVDD*0.4	V
		Sinking 20 mA, IOVDD \geq 3 V, DRIVESTRENGTH ¹ = STRONG	—	—	IOVDD*0.2	V
		Sinking 8 mA, IOVDD \geq 1.62 V, DRIVESTRENGTH ¹ = STRONG	—	—	IOVDD*0.4	V
Input leakage current	I _{IOLEAK}	All GPIO except LFXO pins, GPIO \leq IOVDD, T _{amb} \leq 85 °C	—	0.1	30	nA
		LFXO Pins, GPIO \leq IOVDD, T _{amb} \leq 85 °C	—	0.1	50	nA
		All GPIO except LFXO pins, GPIO \leq IOVDD, T _{AMB} > 85 °C	—	—	110	nA
		LFXO Pins, GPIO \leq IOVDD, T _{AMB} > 85 °C	—	—	250	nA
Input leakage current on 5VTOL pads above IOVDD	I _{5VTOLLEAK}	IOVDD < GPIO \leq IOVDD + 2 V	—	3.3	15	µA
I/O pin pull-up resistor	R _{PU}		30	43	65	kΩ
I/O pin pull-down resistor	R _{PD}		30	43	65	kΩ
Pulse width of pulses removed by the glitch suppression filter	t _{IOGLITCH}		20	25	35	ns

4.1.12 ADC

Table 4.18. ADC

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Resolution	V _{RESOLUTION}		6	—	12	Bits
Input voltage range	V _{ADCIN}	Single ended	0	—	2*V _{REF}	V
		Differential	-V _{REF}	—	V _{REF}	V
Input range of external reference voltage, single ended and differential	V _{ADCREFIN_P}		1	—	V _{AVDD}	V
Power supply rejection ¹	PSRR _{ADC}	At DC	—	80	—	dB
Analog input common mode rejection ratio	CMRR _{ADC}	At DC	—	80	—	dB
Current from all supplies, using internal reference buffer. Continous operation. WARMUPMODE ² = KEEPADC-WARM	I _{ADC_CONTINUOUS_LP}	1 Msps / 16 MHz ADCCLK, BIASPROG = 0, GPBIASACC = 1 ³	—	301	350	µA
		250 ksps / 4 MHz ADCCLK, BIASPROG = 6, GPBIASACC = 1 ³	—	149	—	µA
		62.5 ksps / 1 MHz ADCCLK, BIASPROG = 15, GPBIASACC = 1 ³	—	91	—	µA
Current from all supplies, using internal reference buffer. Duty-cycled operation. WARMUPMODE ² = NORMAL	I _{ADC_NORMAL_LP}	35 ksps / 16 MHz ADCCLK, BIASPROG = 0, GPBIASACC = 1 ³	—	51	—	µA
		5 ksps / 16 MHz ADCCLK BIASPROG = 0, GPBIASACC = 1 ³	—	9	—	µA
Current from all supplies, using internal reference buffer. Duty-cycled operation. AWARMUPMODE ² = KEEPINSTANDBY or KEEPIN-SLOWACC	I _{ADC_STANDBY_LP}	125 ksps / 16 MHz ADCCLK, BIASPROG = 0, GPBIASACC = 1 ³	—	117	—	µA
		35 ksps / 16 MHz ADCCLK, BIASPROG = 0, GPBIASACC = 1 ³	—	79	—	µA
Current from all supplies, using internal reference buffer. Continous operation. WARMUPMODE ² = KEEPADC-WARM	I _{ADC_CONTINUOUS_HP}	1 Msps / 16 MHz ADCCLK, BIASPROG = 0, GPBIASACC = 0 ³	—	345	—	µA
		250 ksps / 4 MHz ADCCLK, BIASPROG = 6, GPBIASACC = 0 ³	—	191	—	µA
		62.5 ksps / 1 MHz ADCCLK, BIASPROG = 15, GPBIASACC = 0 ³	—	132	—	µA

4.1.14 Analog Comparator (ACMP)

Table 4.20. ACMP

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input voltage range	V _{ACMPIN}	ACMPVDD = ACMPn_CTRL_PWRSEL ¹	0	—	V _{ACMPVDD}	V
Supply Voltage	V _{ACMPVDD}	BIASPROG ² ≤ 0x10 or FULL-BIAS ² = 0	1.85	—	V _{VREGVDD_MAX}	V
		0x10 < BIASPROG ² ≤ 0x20 and FULLBIAS ² = 1	2.1	—	V _{VREGVDD_MAX}	V
Active current not including voltage reference	I _{ACMP}	BIASPROG ² = 1, FULLBIAS ² = 0	—	50	—	nA
		BIASPROG ² = 0x10, FULLBIAS ² = 0	—	306	—	nA
		BIASPROG ² = 0x20, FULLBIAS ² = 1	—	74	95	μA
Current consumption of internal voltage reference	I _{ACMPREF}	VLP selected as input using 2.5 V Reference / 4 (0.625 V)	—	50	—	nA
		VLP selected as input using VDD	—	20	—	nA
		VBDIV selected as input using 1.25 V reference / 1	—	4.1	—	μA
		VADIV selected as input using VDD/1	—	2.4	—	μA
Hysteresis (V _{CM} = 1.25 V, BIASPROG ² = 0x10, FULL-BIAS ² = 1)	V _{ACMPHYST}	HYSTSEL ³ = HYST0	-1.75	0	1.75	mV
		HYSTSEL ³ = HYST1	10	18	26	mV
		HYSTSEL ³ = HYST2	21	32	46	mV
		HYSTSEL ³ = HYST3	27	44	63	mV
		HYSTSEL ³ = HYST4	32	55	80	mV
		HYSTSEL ³ = HYST5	38	65	100	mV
		HYSTSEL ³ = HYST6	43	77	121	mV
		HYSTSEL ³ = HYST7	47	86	148	mV
		HYSTSEL ³ = HYST8	-4	0	4	mV
		HYSTSEL ³ = HYST9	-27	-18	-10	mV
		HYSTSEL ³ = HYST10	-47	-32	-18	mV
		HYSTSEL ³ = HYST11	-64	-43	-27	mV
		HYSTSEL ³ = HYST12	-78	-54	-32	mV
		HYSTSEL ³ = HYST13	-93	-64	-37	mV
		HYSTSEL ³ = HYST14	-113	-74	-42	mV
		HYSTSEL ³ = HYST15	-135	-85	-47	mV

4.2.1 Supply Current




Figure 4.3. EM0 Active Mode Typical Supply Current






Figure 4.4. EM1 Sleep Mode Typical Supply Current

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.

**Figure 4.18. LFRCO Typical Performance at 32.768 kHz****Figure 4.19. ULFRCO Typical Performance at 1 kHz**

QFN48 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
24	PD15	BUSCY BUSDX	TIMO_CC0 #23 TIMO_CC1 #22 TIMO_CC2 #21 TIMO_CDTI0 #20 TIMO_CDTI1 #19 TIMO_CDTI2 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 LE- TIMO_OUT0 #23 LE- TIMO_OUT1 #22 PCNT0_S0IN #23 PCNT0_S1IN #22	US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 US1_TX #23 US1_RX #22 US1_CLK #21 US1_CS #20 US1_CTS #19 US1_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22	CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 DBG_SWO #2
25	PA0	ADC0_EXTN BUSCX BUSDY	TIMO_CC0 #0 TIMO_CC1 #31 TIMO_CC2 #30 TIMO_CDTI0 #29 TIMO_CDTI1 #28 TIMO_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 LE- TIMO_OUT0 #0 LE- TIMO_OUT1 #31 PCNT0_S0IN #0 PCNT0_S1IN #31	US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 US1_TX #0 US1_RX #31 US1_CLK #30 US1_CS #29 US1_CTS #28 US1_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31	CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0
26	PA1	ADC0_EXTP BUSCY BUSDX	TIMO_CC0 #1 TIMO_CC1 #0 TIMO_CC2 #31 TIMO_CDTI0 #30 TIMO_CDTI1 #29 TIMO_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 LE- TIMO_OUT0 #1 LE- TIMO_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0	US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 US1_TX #1 US1_RX #0 US1_CLK #31 US1_CS #30 US1_CTS #29 US1_RTS #28 LEU0_RX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0	CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1
27	PA2	BUSCX BUSDY	TIMO_CC0 #2 TIMO_CC1 #1 TIMO_CC2 #0 TIMO_CDTI0 #31 TIMO_CDTI1 #30 TIMO_CDTI2 #29 TIM1_CC0 #2 TIM1_CC1 #1 TIM1_CC2 #0 TIM1_CC3 #31 LE- TIMO_OUT0 #2 LE- TIMO_OUT1 #1 PCNT0_S0IN #2 PCNT0_S1IN #1	US0_TX #2 US0_RX #1 US0_CLK #0 US0_CS #31 US0_CTS #30 US0_RTS #29 US1_TX #2 US1_RX #1 US1_CLK #0 US1_CS #31 US1_CTS #30 US1_RTS #29 LEU0_RX #2 LEU0_RX #1 I2C0_SDA #2 I2C0_SCL #1	PRS_CH6 #2 PRS_CH7 #1 PRS_CH8 #0 PRS_CH9 #10 ACMP0_O #2 ACMP1_O #2

QFN48 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
28	PA3	BUSCY BUSDX	TIM0_CC0 #3 TIM0_CC1 #2 TIM0_CC2 #1 TIM0_CDTI0 #0 TIM0_CDTI1 #31 TIM0_CDTI2 #30 TIM1_CC0 #3 TIM1_CC1 #2 TIM1_CC2 #1 TIM1_CC3 #0 LE- TIM0_OUT0 #3 LE- TIM0_OUT1 #2 PCNT0_S0IN #3 PCNT0_S1IN #2	US0_TX #3 US0_RX #2 US0_CLK #1 US0_CS #0 US0_CTS #31 US0_RTS #30 US1_TX #3 US1_RX #2 US1_CLK #1 US1_CS #0 US1_CTS #31 US1_RTS #30 LEU0_TX #3 LEU0_RX #2 I2C0_SDA #3 I2C0_SCL #2	PRS_CH6 #3 PRS_CH7 #2 PRS_CH8 #1 PRS_CH9 #0 ACMP0_O #3 ACMP1_O #3 GPIO_EM4WU8
29	PA4	BUSCX BUSDY	TIM0_CC0 #4 TIM0_CC1 #3 TIM0_CC2 #2 TIM0_CDTI0 #1 TIM0_CDTI1 #0 TIM0_CDTI2 #31 TIM1_CC0 #4 TIM1_CC1 #3 TIM1_CC2 #2 TIM1_CC3 #1 LE- TIM0_OUT0 #4 LE- TIM0_OUT1 #3 PCNT0_S0IN #4 PCNT0_S1IN #3	US0_TX #4 US0_RX #3 US0_CLK #2 US0_CS #1 US0_CTS #0 US0_RTS #31 US1_TX #4 US1_RX #3 US1_CLK #2 US1_CS #1 US1_CTS #0 US1_RTS #31 LEU0_TX #4 LEU0_RX #3 I2C0_SDA #4 I2C0_SCL #3	PRS_CH6 #4 PRS_CH7 #3 PRS_CH8 #2 PRS_CH9 #1 ACMP0_O #4 ACMP1_O #4
30	PA5	BUSCY BUSDX	TIM0_CC0 #5 TIM0_CC1 #4 TIM0_CC2 #3 TIM0_CDTI0 #2 TIM0_CDTI1 #1 TIM0_CDTI2 #0 TIM1_CC0 #5 TIM1_CC1 #4 TIM1_CC2 #3 TIM1_CC3 #2 LE- TIM0_OUT0 #5 LE- TIM0_OUT1 #4 PCNT0_S0IN #5 PCNT0_S1IN #4	US0_TX #5 US0_RX #4 US0_CLK #3 US0_CS #2 US0_CTS #1 US0_RTS #0 US1_TX #5 US1_RX #4 US1_CLK #3 US1_CS #2 US1_CTS #1 US1_RTS #0 LEU0_TX #5 LEU0_RX #4 I2C0_SDA #5 I2C0_SCL #4	PRS_CH6 #5 PRS_CH7 #4 PRS_CH8 #3 PRS_CH9 #2 ACMP0_O #5 ACMP1_O #5
31	PB11	BUSCY BUSDX	TIM0_CC0 #6 TIM0_CC1 #5 TIM0_CC2 #4 TIM0_CDTI0 #3 TIM0_CDTI1 #2 TIM0_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 LE- TIM0_OUT0 #6 LE- TIM0_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5	US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 US1_TX #6 US1_RX #5 US1_CLK #4 US1_CS #3 US1_CTS #2 US1_RTS #1 LEU0_TX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5	PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6

QFN48 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
37	VREGVSS	Voltage regulator VSS			
38	VREGSW	DCDC regulator switching node			
39	VREGVDD	Voltage regulator VDD input			
40	DVDD	Digital power supply.			
41	DECOPPLE	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin.			
42	IOVDD	Digital IO power supply.			
43	PC6	BUSAX BUSBY	TIM0_CC0 #11 TIM0_CC1 #10 TIM0_CC2 #9 TIM0_CDTI0 #8 TIM0_CDTI1 #7 TIM0_CDTI2 #6 TIM1_CC0 #11 TIM1_CC1 #10 TIM1_CC2 #9 TIM1_CC3 #8 LE- TIM0_OUT0 #11 LE- TIM0_OUT1 #10 PCNT0_S0IN #11 PCNT0_S1IN #10	US0_TX #11 US0_RX #10 US0_CLK #9 US0_CS #8 US0_CTS #7 US0_RTS #6 US1_TX #11 US1_RX #10 US1_CLK #9 US1_CS #8 US1_CTS #7 US1_RTS #6 LEU0_TX #11 LEU0_RX #10 I2C0_SDA #11 I2C0_SCL #10	CMU_CLK0 #2 PRS_CH0 #8 PRS_CH9 #11 PRS_CH10 #0 PRS_CH11 #5 ACMP0_O #11 ACMP1_O #11
44	PC7	BUSAY BUSBX	TIM0_CC0 #12 TIM0_CC1 #11 TIM0_CC2 #10 TIM0_CDTI0 #9 TIM0_CDTI1 #8 TIM0_CDTI2 #7 TIM1_CC0 #12 TIM1_CC1 #11 TIM1_CC2 #10 TIM1_CC3 #9 LE- TIM0_OUT0 #12 LE- TIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	US0_TX #12 US0_RX #11 US0_CLK #10 US0_CS #9 US0_CTS #8 US0_RTS #7 US1_TX #12 US1_RX #11 US1_CLK #10 US1_CS #9 US1_CTS #8 US1_RTS #7 LEU0_TX #12 LEU0_RX #11 I2C0_SDA #12 I2C0_SCL #11	CMU_CLK1 #2 PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12 ACMP1_O #12
45	PC8	BUSAX BUSBY	TIM0_CC0 #13 TIM0_CC1 #12 TIM0_CC2 #11 TIM0_CDTI0 #10 TIM0_CDTI1 #9 TIM0_CDTI2 #8 TIM1_CC0 #13 TIM1_CC1 #12 TIM1_CC2 #11 TIM1_CC3 #10 LE- TIM0_OUT0 #13 LE- TIM0_OUT1 #12 PCNT0_S0IN #13 PCNT0_S1IN #12	US0_TX #13 US0_RX #12 US0_CLK #11 US0_CS #10 US0_CTS #9 US0_RTS #8 US1_TX #13 US1_RX #12 US1_CLK #11 US1_CS #10 US1_CTS #9 US1_RTS #8 LEU0_TX #13 LEU0_RX #12 I2C0_SDA #13 I2C0_SCL #12	PRS_CH0 #10 PRS_CH9 #13 PRS_CH10 #2 PRS_CH11 #1 ACMP0_O #13 ACMP1_O #13

6.3 EFM32PG1 QFN32 with DC-DC Definition




Figure 6.3. EFM32PG1 QFN32 with DC-DC Pinout

QFN32 Pin# and Name		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
20	PB12	BUSCX BUSDY	TIM0_CC0 #7 TIM0_CC1 #6 TIM0_CC2 #5 TIM0_CDTI0 #4 TIM0_CDTI1 #3 TIM0_CDTI2 #2 TIM1_CC0 #7 TIM1_CC1 #6 TIM1_CC2 #5 TIM1_CC3 #4 LE- TIM0_OUT0 #7 LE- TIM0_OUT1 #6 PCNT0_S0IN #7 PCNT0_S1IN #6	US0_TX #7 US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6 US1_CLK #5 US1_CS #4 US1_CTS #3 US1_RTS #2 LEU0_TX #7 LEU0_RX #6 I2C0_SDA #7 I2C0_SCL #6	PRS_CH6 #7 PRS_CH7 #6 PRS_CH8 #5 PRS_CH9 #4 ACMP0_O #7 ACMP1_O #7
21	PB13	BUSCY BUSDX	TIM0_CC0 #8 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 LE- TIM0_OUT0 #8 LE- TIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7	US0_TX #8 US0_RX #7 US0_CLK #6 US0_CS #5 US0_CTS #4 US0_RTS #3 US1_TX #8 US1_RX #7 US1_CLK #6 US1_CS #5 US1_CTS #4 US1_RTS #3 LEU0_TX #8 LEU0_RX #7 I2C0_SDA #8 I2C0_SCL #7	PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9
22	AVDD_0	Analog power supply 0.			
23	PB14	LFXTAL_N BUSCX BUSDY	TIM0_CC0 #9 TIM0_CC1 #8 TIM0_CC2 #7 TIM0_CDTI0 #6 TIM0_CDTI1 #5 TIM0_CDTI2 #4 TIM1_CC0 #9 TIM1_CC1 #8 TIM1_CC2 #7 TIM1_CC3 #6 LE- TIM0_OUT0 #9 LE- TIM0_OUT1 #8 PCNT0_S0IN #9 PCNT0_S1IN #8	US0_TX #9 US0_RX #8 US0_CLK #7 US0_CS #6 US0_CTS #5 US0_RTS #4 US1_TX #9 US1_RX #8 US1_CLK #7 US1_CS #6 US1_CTS #5 US1_RTS #4 LEU0_TX #9 LEU0_RX #8 I2C0_SDA #9 I2C0_SCL #8	CMU_CLK1 #1 PRS_CH6 #9 PRS_CH7 #8 PRS_CH8 #7 PRS_CH9 #6 ACMP0_O #9 ACMP1_O #9
24	PB15	LFXTAL_P BUSCY BUSDX	TIM0_CC0 #10 TIM0_CC1 #9 TIM0_CC2 #8 TIM0_CDTI0 #7 TIM0_CDTI1 #6 TIM0_CDTI2 #5 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 LE- TIM0_OUT0 #10 LE- TIM0_OUT1 #9 PCNT0_S0IN #10 PCNT0_S1IN #9	US0_TX #10 US0_RX #9 US0_CLK #8 US0_CS #7 US0_CTS #6 US0_RTS #5 US1_TX #10 US1_RX #9 US1_CLK #8 US1_CS #7 US1_CTS #6 US1_RTS #5 LEU0_TX #10 LEU0_RX #9 I2C0_SDA #10 I2C0_SCL #9	CMU_CLK0 #1 PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10 ACMP1_O #10

6.3.1 EFM32PG1 QFN32 with DC-DC GPIO Overview

The GPIO pins are organized as 16-bit ports indicated by letters (A, B, C...), and the individual pins on each port are indicated by a number from 15 down to 0.

Table 6.6. QFN32 with DC-DC GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA1	PA0
Port B	PB15	PB14	PB13 (5V)	PB12 (5V)	PB11 (5V)	-	-	-	-	-	-	-	-	-	-	-
Port C	-	-	-	-	PC11 (5V)	PC10 (5V)	-	-	-	-	-	-	-	-	-	-
Port D	PD15 (5V)	PD14 (5V)	PD13 (5V)	PD12 (5V)	PD11 (5V)	PD10 (5V)	PD9 (5V)	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	PF3 (5V)	PF2 (5V)	PF1 (5V)	PF0 (5V)

Note:

1. GPIO with 5V tolerance are indicated by (5V).
2. The pins PB13, PB12, PB11, PD15, PD14, and PD13 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

Table 7.1. QFN48 Package Dimensions

Dimension	Min	Typ	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.18	0.25	0.30
D	6.90	7.00	7.10
E	6.90	7.00	7.10
D2	4.60	4.70	4.80
E2	4.60	4.70	4.80
e	0.50 BSC		
L	0.30	0.40	0.50
K	0.20	—	—
R	0.09	—	0.14
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 QFN48 PCB Land Pattern




Figure 7.2. QFN48 PCB Land Pattern Drawing

Table 8.2. QFN32 PCB Land Pattern Dimensions

Dimension	Typ
S1	4.01
S	4.01
L1	3.50
W1	3.50
e	0.50
W	0.26
L	0.86

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
7. A 3x3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Table of Contents

1. Feature List	1
2. Ordering Information	2
3. System Overview	3
3.1 Introduction.	3
3.2 Power	4
3.2.1 Energy Management Unit (EMU)	4
3.2.2 DC-DC Converter	4
3.3 General Purpose Input/Output (GPIO).	4
3.4 Clocking.	4
3.4.1 Clock Management Unit (CMU)	4
3.4.2 Internal and External Oscillators	4
3.5 Counters/Timers and PWM	5
3.5.1 Timer/Counter (TIMER)	5
3.5.2 Real Time Counter and Calendar (RTCC)	5
3.5.3 Low Energy Timer (LETIMER)	5
3.5.4 Ultra Low Power Wake-up Timer (CRYOTIMER)	5
3.5.5 Pulse Counter (PCNT)	5
3.5.6 Watchdog Timer (WDOG)	5
3.6 Communications and Other Digital Peripherals	5
3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)	5
3.6.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)	5
3.6.3 Inter-Integrated Circuit Interface (I ² C)	6
3.6.4 Peripheral Reflex System (PRS)	6
3.7 Security Features.	6
3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)	6
3.7.2 Crypto Accelerator (CRYPTO)	6
3.8 Analog	6
3.8.1 Analog Port (APORT)	6
3.8.2 Analog Comparator (ACMP)	6
3.8.3 Analog to Digital Converter (ADC)	6
3.8.4 Digital to Analog Current Converter (IDAC)	7
3.9 Reset Management Unit (RMU)	7
3.10 Core and Memory	7
3.10.1 Processor Core	7
3.10.2 Memory System Controller (MSC)	7
3.10.3 Linked Direct Memory Access Controller (LDMA)	7
3.11 Memory Map	8
3.12 Configuration Summary	9
4. Electrical Specifications	10
4.1 Electrical Characteristics	10
4.1.1 Absolute Maximum Ratings	10