

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Discontinued at Digi-Key   |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M4  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 40MHz  |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SmartCard, SPI, UART/USART                 |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT               |
| Number of I/O              | 20   |
| Program Memory Size        | 256КВ (256К х 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                |  |
| RAM Size                   | 32K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V   |
| Data Converters            | A/D 20x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 32-VFQFN Exposed Pad   |
| Supplier Device Package    | 32-QFN (5x5)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/efm32pg1b200f256gm32-b0r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 3.6.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I<sup>2</sup>C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

#### 3.6.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

#### 3.7 Security Features

#### 3.7.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

#### 3.7.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFM32PG1 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2<sup>m</sup>), and SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO module allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

#### 3.8 Analog

#### 3.8.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog modules on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

#### 3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

#### 3.8.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

| 0×400f0400  |           | 1          |                           | 0xfffffffe                              |
|-------------|-----------|------------|---------------------------|---|
| 0x400f0000  | CRYPTO    | <b>`</b> . |                           |   |
| 0x40010000  |           |            |                           | 0xe0100000                              |
| 0x400e6400  | PRS       |            | CN44 Device benefic       | 0xe00fffff                              |
| 0x400e6000  |           |            | CM4 Peripherals           | 010000000000000000000000000000000000000 |
| 0x400e5400  | RMU       |            |                           | Avdfffffff                              |
| 0x400e5000  |           |            |                           | UXUIIIIII                               |
| 0x400e4400  | CMU       |            |                           | 0×47000000                              |
| 0x400e4000  |           |            |                           | 0x46ffffff                              |
| 0x400e3400  | EMU       |            | Peripherals (bit set)     |   |
| 0x400e3000  | LDMA      |            |                           | 0x46000000                              |
| 0x400e2000  |           |            |                           | 0x45ffffff                              |
| 0x400e1400  | FPUEH     |            |                           |   |
| 0x400e1000  |           |            |                           | 0x45000000                              |
| 0x400e0800  | MSC       |            | Device even ( hit elever) | 0x44††††††                              |
| 0x400e0000  |           |            | Feripiterals (bit clear)  | 0×44000000                              |
| 0x40052400  | WDOG0     |            |                           | 0x43ffffff                              |
| 0x40052000  |           |            | Peripherals (bit-band)    | 0,,+5111111                             |
| 0x4004e400  | PCNT0     |            |                           | 0×42000000                              |
| 0x4004e000  |           |            |                           | 0x41ffffff                              |
| 0x4004a400  | LEUARTO   |            |                           |   |
| 0x4004a000  |           |            |                           | 0×40100000                              |
| 0x40046400  | LETIMERO  |            |                           | 0x400fffff                              |
| 0x40046000  |           | * / / / /  | Peripherals               | 0                                       |
| 0x40042400  | RTCC      |            |                           | 0x40000000                              |
| 0x40042000  |           |            |                           | 0X3TTTTTTT                              |
| 0x4001e400  | CRYOTIMER | X / / //   |                           | 0x22400000                              |
| 0x4001e000  |           |            |                           | 0x223fffff                              |
| 0x4001c400  | GPCRC     |            | SRAM (bit-band)           |   |
| 0x4001c000  |           |            |                           | 0×22000000                              |
| 0x40018800  | TIMER1    |            |                           | 0x21ffffff                              |
| 0x40018400  | TIMERO    |            |                           | 0                                       |
| 0x40018000  |           |            |                           | 0x20008000                              |
| 0x40010800  | USART1    |            | RAMH                      | 0X2000/TTT                              |
| 0x40010400  | USART0    |            | (data space)              | 0x20007c00                              |
| 0x40010000  |           |            |                           | 0x20007bff                              |
| 0x4000c400  | 12C0      |            | RAMO<br>(data space)      |   |
| 0x4000c000  |           |            | (data space)              | 0×20000000                              |
| 0x4000b000  | GPIO      |            |                           | 0x1fffffff                              |
| 0x4000a000  |           |            |                           |   |
| 0x40006400  | IDAC0     |            |                           |   |
| UX40006000  |           |            | Code.                     |   |
| 0x40002400  | ADC0      | Y          | Code                      |   |
| 0x40002000  |           | /          |                           |   |
| 0x40000800  | ACMP1     | 1          |                           |   |
| 0x40000400  | ACMP0     | V          |                           | 0×00000000                              |
| UX400000000 |           | <i>a</i>   |                           |   |

# Figure 3.3. EFM32PG1 Memory Map — Peripherals

## 3.12 Configuration Summary

The features of the EFM32PG1 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

# Table 3.1. Configuration Summary

| Module | Configuration                   | Pin Connections                 |
|--------|---------------------------------|---------------------------------|
| USART0 | IrDA SmartCard                  | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | IrDA I <sup>2</sup> S SmartCard | US1_TX, US1_RX, US1_CLK, US1_CS |
| TIMER0 | with DTI                        | TIM0_CC[2:0], TIM0_CDTI[2:0]    |
| TIMER1 |                                 | TIM1_CC[3:0]                    |

# 4. Electrical Specifications

## 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T<sub>AMB</sub>=25 °C and V<sub>DD</sub>= 3.3 V, by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to Table 4.2 General Operating Conditions on page 11 for more details about operational supply and temperature limits.

#### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

| Parameter   | Symbol                | Test Condition | Min  | Тур | Max                            | Unit   |
|---|-----------------------|----------------|------|-----|--------------------------------|--------|
| Storage temperature range                           | T <sub>STG</sub>      |                | -50  | _   | 150                            | °C     |
| External main supply voltage                        | V <sub>DDMAX</sub>    |                | 0    | _   | 3.8                            | V      |
| External main supply voltage ramp rate              | VDDRAMPMAX            |                | _    | _   | 1                              | V / µs |
| Voltage on any 5V tolerant<br>GPIO pin <sup>1</sup> | V <sub>DIGPIN</sub>   |                | -0.3 | _   | Min of 5.25<br>and IOVDD<br>+2 | V      |
| Voltage on non-5V tolerant<br>GPIO pins             |                       |                | -0.3 |     | IOVDD+0.3                      | V      |
| Voltage on HFXO pins                                | V <sub>HFXOPIN</sub>  |                | -0.3 |     | 1.4                            | V      |
| Total current into VDD power lines (source)         | I <sub>VDDMAX</sub>   |                | _    |     | 200                            | mA     |
| Total current into VSS ground lines (sink)          | I <sub>VSSMAX</sub>   |                | _    |     | 200                            | mA     |
| Current per I/O pin (sink)                          | I <sub>IOMAX</sub>    |                | _    | _   | 50                             | mA     |
| Current per I/O pin (source)                        |                       |                | _    |     | 50                             | mA     |
| Current for all I/O pins (sink)                     | I <sub>IOALLMAX</sub> |                | _    |     | 200                            | mA     |
| Current for all I/O pins<br>(source)                |                       |                | _    | _   | 200                            | mA     |
| Voltage difference between AVDD and VREGVDD         | ΔV <sub>DD</sub>      |                | _    | _   | 0.3                            | V      |
| Junction Temperature for -G grade devices           | TJ                    |                | -40  | _   | 105                            | °C     |
| Junction Temperature for -I grade devices           |                       |                | -40  | _   | 125                            | °C     |
|   | •                     |                | •    |     |                                |        |

### Table 4.1. Absolute Maximum Ratings

#### Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

| Parameter                                | Symbol            | Test Condition            | Min | Тур  | Max | Unit |
|--|-------------------|---------------------------|-----|------|-----|------|
| Current consumption in EM4S Shutoff mode | I <sub>EM4S</sub> | no RAM retention, no RTCC | —   | 0.04 | _   | μA   |
| Note:                                    |                   |                           |     |      |     |      |

1. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD

2. CMU\_HFXOCTRL\_LOWPOWER=1

3. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD

4. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPBIAS=3, LPCILIMSEL=1, ANASW=DVDD

#### 4.1.5.3 Current Consumption 1.85 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = 1.85 V. T<sub>OP</sub> = 25 °C. EMU\_PWRCFG\_PWRCG=NODCDC. EMU\_DCDCCTRL\_DCDCMODE=BYPASS. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at T<sub>OP</sub> = 25 °C. See Figure 5.1 EFM32PG1 Typical Application Circuit, Direct Supply, No DC-DC Converter on page 47.

#### Table 4.7. Current Consumption 1.85V without DC/DC

| Parameter  | Symbol                              | Test Condition   | Min | Тур  | Мах | Unit   |  |  |  |
|--|-------------------------------------|--|-----|------|-----|--------|--|--|--|
| Current consumption in EM0<br>Active mode with all periph- | IACTIVE                             | 38.4 MHz crystal, CPU running while loop from flash <sup>1</sup> | —   | 127  | _   | µA/MHz |  |  |  |
|  |                                     | 38 MHz HFRCO, CPU running<br>Prime from flash                    | —   | 88   | _   | µA/MHz |  |  |  |
|  |                                     | 38 MHz HFRCO, CPU running while loop from flash                  | —   | 100  | _   | µA/MHz |  |  |  |
|  |                                     | 38 MHz HFRCO, CPU running<br>CoreMark from flash                 | —   | 112  | _   | µA/MHz |  |  |  |
|  |                                     | 26 MHz HFRCO, CPU running while loop from flash                  | —   | 102  | _   | µA/MHz |  |  |  |
|  |                                     | 1 MHz HFRCO, CPU running while loop from flash                   | —   | 220  | _   | µA/MHz |  |  |  |
| Current consumption in EM1                                 | I <sub>EM1</sub>                    | 38.4 MHz crystal <sup>1</sup>                                    | _   | 61   | _   | µA/MHz |  |  |  |
| als disabled   |                                     | 38 MHz HFRCO   | _   | 35   | _   | µA/MHz |  |  |  |
|  |                                     | 26 MHz HFRCO   | _   | 37   | _   | µA/MHz |  |  |  |
|  |                                     | 1 MHz HFRCO  | _   | 154  | _   | µA/MHz |  |  |  |
| Current consumption in EM2<br>Deep Sleep mode              | I <sub>EM2</sub>                    | Full RAM retention and RTCC running from LFXO                    | —   | 3.2  | _   | μA     |  |  |  |
|  |                                     | 4 kB RAM retention and RTCC running from LFRCO                   | —   | 2.8  | _   | μA     |  |  |  |
| Current consumption in EM3<br>Stop mode                    | I <sub>EM3</sub>                    | Full RAM retention and CRYO-<br>TIMER running from ULFRCO        | —   | 2.7  | _   | μA     |  |  |  |
| Current consumption in EM4H Hibernate mode                 | I <sub>EM4</sub>                    | 128 byte RAM retention, RTCC running from LFXO                   | —   | 1    | _   | μA     |  |  |  |
|  |                                     | 128 byte RAM retention, CRYO-<br>TIMER running from ULFRCO       | —   | 0.62 | _   | μA     |  |  |  |
|  |                                     | 128 byte RAM retention, no RTCC                                  | _   | 0.62 | _   | μA     |  |  |  |
| Current consumption in EM4S Shutoff mode                   | I <sub>EM4S</sub>                   | No RAM retention, no RTCC  | —   | 0.02 | _   | μA     |  |  |  |
| Note:<br>1.CMU HFXOCTRL LOW                                | Note:<br>1. CMU_HEXOCTRL_LOWPOWER=1 |  |     |      |     |        |  |  |  |

| Parameter  | Symbol                 | Test Condition   | Min | Тур   | Мах | Unit   |
|--|------------------------|--|-----|-------|-----|--------|
| Current from all supplies, us-                               | IADC_NORMAL_HP         | 35 ksps / 16 MHz ADCCLK,   | —   | 102   |     | μA     |
| Duty-cycled operation. WAR-<br>MUPMODE <sup>2</sup> = NORMAL |                        | BIASPROG = 0, GPBIASACC = 0<br>3                                     |     |       |     |        |
|  |                        | 5 ksps / 16 MHz ADCCLK   | _   | 17    | —   | μA     |
|  |                        | BIASPROG = 0, GPBIASACC = 0  |     |       |     |        |
| Current from all supplies, us-                               | IADC_STAND-            | 125 ksps / 16 MHz ADCCLK,  | _   | 162   | _   | μA     |
| Duty-cycled operation.<br>AWARMUPMODE <sup>2</sup> = KEEP-   | BY_HP                  | BIASPROG = 0, GPBIASACC = 0<br>3                                     |     |       |     |        |
| INSTANDBY or KEEPIN-<br>SLOWACC                              |                        | 35 ksps / 16 MHz ADCCLK,   | —   | 123   | _   | μA     |
|  |                        | $\begin{array}{l} BIASPROG = 0, \ GPBIASACC = 0 \\ 3 \end{array}$    |     |       |     |        |
| Current from HFPERCLK  | I <sub>ADC_CLK</sub>   | HFPERCLK = 16 MHz  |     | 140   |     | μA     |
| ADC Clock Frequency  | f <sub>ADCCLK</sub>    |  | —   | —     | 16  | MHz    |
| Throughput rate  | f <sub>ADCRATE</sub>   |  | _   | _     | 1   | Msps   |
| Conversion time <sup>4</sup>                                 | t <sub>ADCCONV</sub>   | 6 bit  | _   | 7     |     | cycles |
|  |                        | 8 bit  | —   | 9     |     | cycles |
|  |                        | 12 bit   | —   | 13    |     | cycles |
| Startup time of reference                                    | tadcstart              | WARMUPMODE <sup>2</sup> = NORMAL                                     | —   | —     | 5   | μs     |
|  |                        | WARMUPMODE <sup>2</sup> = KEEPIN-<br>STANDBY                         | _   | —     | 2   | μs     |
|  |                        | WARMUPMODE <sup>2</sup> = KEEPINSLO-<br>WACC                         | _   | _     | 1   | μs     |
| SNDR at 1Msps and f <sub>in</sub> =<br>10kHz                 | SNDR <sub>ADC</sub>    | Internal reference, 2.5 V full-scale, differential (-1.25, 1.25)     | 58  | 67    | _   | dB     |
|  |                        | vrefp_in = 1.25 V direct mode with<br>2.5 V full-scale, differential | —   | 68    | _   | dB     |
| Spurious-Free Dynamic<br>Range (SFDR)                        | SFDR <sub>ADC</sub>    | 1 MSamples/s, 10 kHz full-scale sine wave                            | —   | 75    | —   | dB     |
| Input referred ADC noise, rms                                | V <sub>REF_NOISE</sub> | Including quantization noise and distortion                          | —   | 380   | —   | μV     |
| Offset Error   | VADCOFFSETERR          |  | -3  | 0.25  | 3   | LSB    |
| Gain error in ADC  | V <sub>ADC_GAIN</sub>  | Using internal reference   | _   | -0.2  | 5   | %      |
|  |                        | Using external reference   | _   | -1    | —   | %      |
| Differential non-linearity<br>(DNL)                          | DNL <sub>ADC</sub>     | 12 bit resolution, No Missing Co-<br>des                             | -1  | _     | 2   | LSB    |
| Integral non-linearity (INL),<br>End point method            | INL <sub>ADC</sub>     | 12 bit resolution  | -6  | _     | 6   | LSB    |
| Temperature Sensor Slope                                     | V <sub>TS_SLOPE</sub>  |  |     | -1.84 |     | mV/°C  |

#### **SPI Slave Timing**

| Parameter                         | Symbol                 | Test Condition | Min                              | Тур | Max                               | Unit |
|-----------------------------------|------------------------|----------------|----------------------------------|-----|-----------------------------------|------|
| SCKL period <sup>1 2</sup>        | t <sub>SCLK_sl</sub>   |                | 2 *<br><sup>t</sup> HFPERCLK     | —   | —                                 | ns   |
| SCLK high period <sup>1 2</sup>   | t <sub>SCLK_hi</sub>   |                | 3 *<br><sup>t</sup> hfperclk     | _   | _                                 | ns   |
| SCLK low period <sup>1 2</sup>    | t <sub>SCLK_lo</sub>   |                | 3 *<br><sup>t</sup> hfperclk     | —   | —                                 | ns   |
| CS active to MISO <sup>1 2</sup>  | t <sub>cs_аст_мі</sub> |                | 4                                | —   | 50                                | ns   |
| CS disable to MISO <sup>1 2</sup> | tcs_dis_мi             |                | 4                                | —   | 50                                | ns   |
| MOSI setup time <sup>1 2</sup>    | tsu_мо                 |                | 4                                | —   | —                                 | ns   |
| MOSI hold time <sup>1 2</sup>     | t <sub>H_MO</sub>      |                | 3 + 2 *<br><sup>t</sup> HFPERCLK | _   | —                                 | ns   |
| SCLK to MISO <sup>1 2</sup>       | t <sub>SCLK_MI</sub>   |                | 16 +<br>t <sub>HFPERCLK</sub>    | —   | 66 + 2 *<br>t <sub>HFPERCLK</sub> | ns   |

# Table 4.25. SPI Slave Timing

### Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

2. Measurement done with 8 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )



Figure 4.2. SPI Slave Timing Diagram

# 4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

#### 4.2.1 Supply Current



Figure 4.3. EM0 Active Mode Typical Supply Current

![](_page_8_Figure_4.jpeg)

Figure 4.4. EM1 Sleep Mode Typical Supply Current

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.

# 6. Pin Definitions

# 6.1 EFM32PG1 QFN48 with DC-DC Definition

![](_page_9_Figure_3.jpeg)

Figure 6.1. EFM32PG1 QFN48 with DC-DC Pinout

| QFN      | 48 Pin# and Name | Pin Alternate Functionality / Description |  |   |  |
|----------|------------------|---|--|---|--|
| Pin<br># | Pin Name         | Analog                                    | Timers   | Communication   | Other  |
| 0        | RFVSS            | Radio Ground                              |  |   | I  |
| 1        | PF0              | BUSAX<br>BUSBY                            | TIM0_CC0 #24<br>TIM0_CC1 #23<br>TIM0_CC2 #22<br>TIM0_CDTI0 #21<br>TIM0_CDTI1 #20<br>TIM0_CDTI2 #19<br>TIM1_CC0 #24<br>TIM1_CC1 #23<br>TIM1_CC2 #22<br>TIM1_CC3 #21 LE-<br>TIM0_OUT0 #24 LE-<br>TIM0_OUT1 #23<br>PCNT0_S0IN #24<br>PCNT0_S1IN #23 | US0_TX #24 US0_RX<br>#23 US0_CLK #22<br>US0_CS #21 US0_CTS<br>#20 US0_RTS #19<br>US1_TX #24 US1_RX<br>#23 US1_CLK #22<br>US1_CS #21 US1_CTS<br>#20 US1_RTS #19<br>LEU0_TX #24 LEU0_RX<br>#23 I2C0_SDA #24<br>I2C0_SCL #23 | PRS_CH0 #0 PRS_CH1<br>#7 PRS_CH2 #6<br>PRS_CH3 #5 ACMP0_O<br>#24 ACMP1_O #24<br>DBG_SWCLKTCK #0<br>BOOT_TX                             |
| 2        | PF1              | BUSAY<br>BUSBX                            | TIM0_CC0 #25<br>TIM0_CC1 #24<br>TIM0_CC2 #23<br>TIM0_CDTI0 #22<br>TIM0_CDTI1 #21<br>TIM0_CDTI2 #20<br>TIM1_CC0 #25<br>TIM1_CC1 #24<br>TIM1_CC2 #23<br>TIM1_CC3 #22 LE-<br>TIM0_OUT0 #25 LE-<br>TIM0_OUT1 #24<br>PCNT0_S0IN #25<br>PCNT0_S1IN #24 | US0_TX #25 US0_RX<br>#24 US0_CLK #23<br>US0_CS #22 US0_CTS<br>#21 US0_RTS #20<br>US1_TX #25 US1_RX<br>#24 US1_CLK #23<br>US1_CS #22 US1_CTS<br>#21 US1_RTS #20<br>LEU0_TX #25 LEU0_RX<br>#24 I2C0_SDA #25<br>I2C0_SCL #24 | PRS_CH0 #1 PRS_CH1<br>#0 PRS_CH2 #7<br>PRS_CH3 #6 ACMP0_O<br>#25 ACMP1_O #25<br>DBG_SWDIOTMS #0<br>BOOT_RX                             |
| 3        | PF2              | BUSAX<br>BUSBY                            | TIM0_CC0 #26<br>TIM0_CC1 #25<br>TIM0_CC2 #24<br>TIM0_CDTI0 #23<br>TIM0_CDTI1 #22<br>TIM0_CDTI2 #21<br>TIM1_CC0 #26<br>TIM1_CC1 #25<br>TIM1_CC2 #24<br>TIM1_CC3 #23 LE-<br>TIM0_OUT0 #26 LE-<br>TIM0_OUT1 #25<br>PCNT0_S0IN #26<br>PCNT0_S1IN #25 | US0_TX #26 US0_RX<br>#25 US0_CLK #24<br>US0_CS #23 US0_CTS<br>#22 US0_RTS #21<br>US1_TX #26 US1_RX<br>#25 US1_CLK #24<br>US1_CS #23 US1_CTS<br>#22 US1_RTS #21<br>LEU0_TX #26 LEU0_RX<br>#25 I2C0_SDA #26<br>I2C0_SCL #25 | CMU_CLK0 #6<br>PRS_CH0 #2 PRS_CH1<br>#1 PRS_CH2 #0<br>PRS_CH3 #7 ACMP0_O<br>#26 ACMP1_O #26<br>DBG_TDO #0<br>DBG_SWO #0<br>GPIO_EM4WU0 |

# Table 6.1. QFN48 with DC-DC Device Pinout

| QFN48 Pin# and Name |          |   | Pin Alternate Functionality / Description   |   |  |  |
|---------------------|----------|---|---|---|--|--|
| Pin<br>#            | Pin Name | Analog  | Timers  | Communication   | Other  |  |
| 8                   | PF7      | BUSAY<br>BUSBX  | TIM0_CC0 #31<br>TIM0_CC1 #30<br>TIM0_CC2 #29<br>TIM0_CDTI0 #28<br>TIM0_CDTI1 #27<br>TIM0_CDTI2 #26<br>TIM1_CC0 #31<br>TIM1_CC1 #30<br>TIM1_CC2 #29<br>TIM1_CC3 #28 LE-<br>TIM0_OUT0 #31 LE-<br>TIM0_OUT0 #31 LE-<br>TIM0_OUT1 #30<br>PCNT0_S0IN #31<br>PCNT0_S1IN #30 | US0_TX #31 US0_RX<br>#30 US0_CLK #29<br>US0_CS #28 US0_CTS<br>#27 US0_RTS #26<br>US1_TX #31 US1_RX<br>#30 US1_CLK #29<br>US1_CS #28 US1_CTS<br>#27 US1_RTS #26<br>LEU0_TX #31 LEU0_RX<br>#30 I2C0_SDA #31<br>I2C0_SCL #30 | CMU_CLK0 #7<br>PRS_CH0 #7 PRS_CH1<br>#6 PRS_CH2 #5<br>PRS_CH3 #4 ACMP0_O<br>#31 ACMP1_O #31<br>GPIO_EM4WU1 |  |
| 9                   | AVDD_1   | Analog power supply 1.                                  |   |   |  |  |
| 10                  | HFXTAL_N | High Frequency Crystal in                               | put pin.  |   |  |  |
| 11                  | HFXTAL_P | High Frequency Crystal or                               | utput pin.  |   |  |  |
| 12                  | RESETn   | Reset input, active low.To during reset, and let the in | apply an external reset so<br>ternal pull-up ensure that r  | urce to this pin, it is required<br>eset is released.   | d to only drive this pin low   |  |
| 13                  | NC       | No Connect.   |   |   |  |  |
| 14                  | NC       | No Connect.   |   |   |  |  |
| 15                  | NC       | No Connect.   |   |   |  |  |
| 16                  | NC       | No Connect.   |   |   |  |  |
| 17                  | NC       | No Connect.   |   |   |  |  |
| 18                  | PD9      | BUSCY<br>BUSDX  | TIM0_CC0 #17<br>TIM0_CC1 #16<br>TIM0_CC2 #15<br>TIM0_CDTI0 #14<br>TIM0_CDTI1 #13<br>TIM0_CDTI2 #12<br>TIM1_CC0 #17<br>TIM1_CC1 #16<br>TIM1_CC2 #15<br>TIM1_CC3 #14 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT1 #16<br>PCNT0_S0IN #17<br>PCNT0_S1IN #16 | US0_TX #17 US0_RX<br>#16 US0_CLK #15<br>US0_CS #14 US0_CTS<br>#13 US0_RTS #12<br>US1_TX #17 US1_RX<br>#16 US1_CLK #15<br>US1_CS #14 US1_CTS<br>#13 US1_RTS #12<br>LEU0_TX #17 LEU0_RX<br>#16 I2C0_SDA #17<br>I2C0_SCL #16 | CMU_CLK0 #4<br>PRS_CH3 #8 PRS_CH4<br>#0 PRS_CH5 #6<br>PRS_CH6 #11<br>ACMP0_O #17<br>ACMP1_O #17            |  |
| 19                  | PD10     | BUSCX<br>BUSDY  | TIM0_CC0 #18<br>TIM0_CC1 #17<br>TIM0_CC2 #16<br>TIM0_CDTI0 #15<br>TIM0_CDTI1 #14<br>TIM0_CDTI2 #13<br>TIM1_CC0 #18<br>TIM1_CC1 #17<br>TIM1_CC2 #16<br>TIM1_CC3 #15 LE-<br>TIM0_OUT0 #18 LE-<br>TIM0_OUT0 #18 LE-<br>TIM0_OUT1 #17<br>PCNT0_S0IN #18<br>PCNT0_S1IN #17 | US0_TX #18 US0_RX<br>#17 US0_CLK #16<br>US0_CS #15 US0_CTS<br>#14 US0_RTS #13<br>US1_TX #18 US1_RX<br>#17 US1_CLK #16<br>US1_CS #15 US1_CTS<br>#14 US1_RTS #13<br>LEU0_TX #18 LEU0_RX<br>#17 I2C0_SDA #18<br>I2C0_SCL #17 | CMU_CLK1 #4<br>PRS_CH3 #9 PRS_CH4<br>#1 PRS_CH5 #0<br>PRS_CH6 #12<br>ACMP0_O #18<br>ACMP1_O #18            |  |

# EFM32PG1 Data Sheet Pin Definitions

| QFN      | QFN48 Pin# and Name Pin Alternate Functionality / Descri |                           |   | onality / Description   |   |
|----------|--|---------------------------|---|---|---|
| Pin<br># | Pin Name   | Analog                    | Timers  | Communication   | Other   |
| 37       | VREGVSS  | Voltage regulator VSS     |   |   |   |
| 38       | VREGSW   | DCDC regulator switching  | node  |   |   |
| 39       | VREGVDD  | Voltage regulator VDD inp | out   |   |   |
| 40       | DVDD   | Digital power supply.     |   |   |   |
| 41       | DECOUPLE   | Decouple output for on-ch | ip voltage regulator. An ext  | ernal decoupling capacitor  | is required at this pin.  |
| 42       | IOVDD  | Digital IO power supply.  |   |   |   |
| 43       | PC6  | BUSAX<br>BUSBY            | TIM0_CC0 #11<br>TIM0_CC1 #10<br>TIM0_CC2 #9<br>TIM0_CDTI0 #8<br>TIM0_CDTI1 #7<br>TIM0_CDTI2 #6<br>TIM1_CC0 #11<br>TIM1_CC1 #10<br>TIM1_CC2 #9<br>TIM1_CC3 #8 LE-<br>TIM0_OUT0 #11 LE-<br>TIM0_OUT0 #11 LE-<br>TIM0_OUT1 #10<br>PCNT0_S0IN #11<br>PCNT0_S1IN #10     | US0_TX #11 US0_RX<br>#10 US0_CLK #9<br>US0_CS #8 US0_CTS<br>#7 US0_RTS #6<br>US1_TX #11 US1_RX<br>#10 US1_CLK #9<br>US1_CS #8 US1_CTS<br>#7 US1_RTS #6<br>LEU0_TX #11 LEU0_RX<br>#10 I2C0_SDA #11<br>I2C0_SCL #10     | CMU_CLK0 #2<br>PRS_CH0 #8 PRS_CH9<br>#11 PRS_CH10 #0<br>PRS_CH11 #5<br>ACMP0_O #11<br>ACMP1_O #11 |
| 44       | PC7  | BUSAY<br>BUSBX            | TIM0_CC0 #12<br>TIM0_CC1 #11<br>TIM0_CC2 #10<br>TIM0_CDTI0 #9<br>TIM0_CDTI1 #8<br>TIM0_CDTI2 #7<br>TIM1_CC0 #12<br>TIM1_CC1 #11<br>TIM1_CC2 #10<br>TIM1_CC3 #9 LE-<br>TIM0_OUT0 #12 LE-<br>TIM0_OUT0 #12 LE-<br>TIM0_OUT1 #11<br>PCNT0_S0IN #12<br>PCNT0_S1IN #11   | US0_TX #12 US0_RX<br>#11 US0_CLK #10<br>US0_CS #9 US0_CTS<br>#8 US0_RTS #7<br>US1_TX #12 US1_RX<br>#11 US1_CLK #10<br>US1_CS #9 US1_CTS<br>#8 US1_RTS #7<br>LEU0_TX #12 LEU0_RX<br>#11 I2C0_SDA #12<br>I2C0_SCL #11   | CMU_CLK1 #2<br>PRS_CH0 #9 PRS_CH9<br>#12 PRS_CH10 #1<br>PRS_CH11 #0<br>ACMP0_O #12<br>ACMP1_O #12 |
| 45       | PC8  | BUSAX<br>BUSBY            | TIM0_CC0 #13<br>TIM0_CC1 #12<br>TIM0_CC2 #11<br>TIM0_CDTI0 #10<br>TIM0_CDTI1 #9<br>TIM0_CDT12 #8<br>TIM1_CC0 #13<br>TIM1_CC1 #12<br>TIM1_CC2 #11<br>TIM1_CC3 #10 LE-<br>TIM0_OUT0 #13 LE-<br>TIM0_OUT0 #13 LE-<br>TIM0_OUT1 #12<br>PCNT0_S0IN #13<br>PCNT0_S1IN #12 | US0_TX #13 US0_RX<br>#12 US0_CLK #11<br>US0_CS #10 US0_CTS<br>#9 US0_RTS #8<br>US1_TX #13 US1_RX<br>#12 US1_CLK #11<br>US1_CS #10 US1_CTS<br>#9 US1_RTS #8<br>LEU0_TX #13 LEU0_RX<br>#12 I2C0_SDA #13<br>I2C0_SCL #12 | PRS_CH0 #10<br>PRS_CH9 #13<br>PRS_CH10 #2<br>PRS_CH11 #1<br>ACMP0_O #13<br>ACMP1_O #13            |

| QFN      | 48 Pin# and Name |                | Pin Alternate Functi  | onality / Description   |   |
|----------|------------------|----------------|---|---|---|
| Pin<br># | Pin Name         | Analog         | Timers  | Communication   | Other   |
| 46       | PC9              | BUSAY<br>BUSBX | TIM0_CC0 #14<br>TIM0_CC1 #13<br>TIM0_CC2 #12<br>TIM0_CDTI0 #11<br>TIM0_CDTI1 #10<br>TIM0_CDTI2 #9<br>TIM1_CC0 #14<br>TIM1_CC1 #13<br>TIM1_CC2 #12<br>TIM1_CC3 #11 LE-<br>TIM0_OUT0 #14 LE-<br>TIM0_OUT1 #13<br>PCNT0_S0IN #14<br>PCNT0_S1IN #13                       | US0_TX #14 US0_RX<br>#13 US0_CLK #12<br>US0_CS #11 US0_CTS<br>#10 US0_RTS #9<br>US1_TX #14 US1_RX<br>#13 US1_CLK #12<br>US1_CS #11 US1_CTS<br>#10 US1_RTS #9<br>LEU0_TX #14 LEU0_RX<br>#13 I2C0_SDA #14<br>I2C0_SCL #13   | PRS_CH0 #11<br>PRS_CH9 #14<br>PRS_CH10 #3<br>PRS_CH11 #2<br>ACMP0_O #14<br>ACMP1_O #14                                |
| 47       | PC10             | BUSAX<br>BUSBY | TIM0_CC0 #15<br>TIM0_CC1 #14<br>TIM0_CC2 #13<br>TIM0_CDTI0 #12<br>TIM0_CDTI1 #11<br>TIM0_CDTI2 #10<br>TIM1_CC0 #15<br>TIM1_CC1 #14<br>TIM1_CC2 #13<br>TIM1_CC3 #12 LE-<br>TIM0_OUT0 #15 LE-<br>TIM0_OUT0 #15 LE-<br>TIM0_OUT1 #14<br>PCNT0_S0IN #15<br>PCNT0_S1IN #14 | US0_TX #15 US0_RX<br>#14 US0_CLK #13<br>US0_CS #12 US0_CTS<br>#11 US0_RTS #10<br>US1_TX #15 US1_RX<br>#14 US1_CLK #13<br>US1_CS #12 US1_CTS<br>#11 US1_RTS #10<br>LEU0_TX #15 LEU0_RX<br>#14 I2C0_SDA #15<br>I2C0_SCL #14 | CMU_CLK1 #3<br>PRS_CH0 #12<br>PRS_CH9 #15<br>PRS_CH10 #4<br>PRS_CH11 #3<br>ACMP0_O #15<br>ACMP1_O #15<br>GPIO_EM4WU12 |
| 48       | PC11             | BUSAY<br>BUSBX | TIM0_CC0 #16<br>TIM0_CC1 #15<br>TIM0_CC2 #14<br>TIM0_CDTI0 #13<br>TIM0_CDT11 #12<br>TIM0_CDT12 #11<br>TIM1_CC0 #16<br>TIM1_CC1 #15<br>TIM1_CC2 #14<br>TIM1_CC3 #13 LE-<br>TIM0_OUT0 #16 LE-<br>TIM0_OUT0 #16 LE-<br>TIM0_OUT1 #15<br>PCNT0_S0IN #16<br>PCNT0_S1IN #15 | US0_TX #16 US0_RX<br>#15 US0_CLK #14<br>US0_CS #13 US0_CTS<br>#12 US0_RTS #11<br>US1_TX #16 US1_RX<br>#15 US1_CLK #14<br>US1_CS #13 US1_CTS<br>#12 US1_RTS #11<br>LEU0_TX #16 LEU0_RX<br>#15 I2C0_SDA #16<br>I2C0_SCL #15 | CMU_CLK0 #3<br>PRS_CH0 #13<br>PRS_CH9 #16<br>PRS_CH10 #5<br>PRS_CH11 #4<br>ACMP0_O #16<br>ACMP1_O #16<br>DBG_SWO #3   |

| QFN32 Pin# and Name |          | Pin Alternate Functionality / Description  |   |   |   |  |  |  |  |
|---------------------|----------|--|---|---|---|--|--|--|--|
| Pin<br>#            | Pin Name | Analog   | Timers  | Communication   | Other   |  |  |  |  |
| 4                   | PF3      | BUSAY<br>BUSBX   | TIM0_CC0 #27<br>TIM0_CC1 #26<br>TIM0_CC2 #25<br>TIM0_CDTI0 #24<br>TIM0_CDTI1 #23<br>TIM0_CDTI2 #22<br>TIM1_CC0 #27<br>TIM1_CC1 #26<br>TIM1_CC2 #25<br>TIM1_CC3 #24 LE-<br>TIM0_OUT0 #27 LE-<br>TIM0_OUT1 #26<br>PCNT0_S0IN #27<br>PCNT0_S1IN #26                      | US0_TX #27 US0_RX<br>#26 US0_CLK #25<br>US0_CS #24 US0_CTS<br>#23 US0_RTS #22<br>US1_TX #27 US1_RX<br>#26 US1_CLK #25<br>US1_CS #24 US1_CTS<br>#23 US1_RTS #22<br>LEU0_TX #27 LEU0_RX<br>#26 I2C0_SDA #27<br>I2C0_SCL #26 | CMU_CLK1 #6<br>PRS_CH0 #3 PRS_CH1<br>#2 PRS_CH2 #1<br>PRS_CH3 #0 ACMP0_O<br>#27 ACMP1_O #27<br>DBG_TDI #0 |  |  |  |  |
| 5                   | PF4      | BUSAX<br>BUSBY   | TIM0_CC0 #28<br>TIM0_CC1 #27<br>TIM0_CC2 #26<br>TIM0_CDT10 #25<br>TIM0_CDT11 #24<br>TIM0_CDT12 #23<br>TIM1_CC0 #28<br>TIM1_CC1 #27<br>TIM1_CC2 #26<br>TIM1_CC3 #25 LE-<br>TIM0_OUT0 #28 LE-<br>TIM0_OUT0 #28 LE-<br>TIM0_OUT1 #27<br>PCNT0_S0IN #28<br>PCNT0_S1IN #27 | US0_TX #28 US0_RX<br>#27 US0_CLK #26<br>US0_CS #25 US0_CTS<br>#24 US0_RTS #23<br>US1_TX #28 US1_RX<br>#27 US1_CLK #26<br>US1_CS #25 US1_CTS<br>#24 US1_RTS #23<br>LEU0_TX #28 LEU0_RX<br>#27 I2C0_SDA #28<br>I2C0_SCL #27 | PRS_CH0 #4 PRS_CH1<br>#3 PRS_CH2 #2<br>PRS_CH3 #1 ACMP0_O<br>#28 ACMP1_O #28                              |  |  |  |  |
| 6                   | AVDD_1   | Analog power supply 1.   |   |   |   |  |  |  |  |
| 7                   | HFXTAL_N | High Frequency Crystal input pin.  |   |   |   |  |  |  |  |
| 8                   | HFXTAL_P | High Frequency Crystal output pin.   |   |   |   |  |  |  |  |
| 9                   | RESETn   | Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |   |   |   |  |  |  |  |
| 10                  | PD9      | BUSCY<br>BUSDX   | TIM0_CC0 #17<br>TIM0_CC1 #16<br>TIM0_CC2 #15<br>TIM0_CDT10 #14<br>TIM0_CDT11 #13<br>TIM0_CDT12 #12<br>TIM1_CC0 #17<br>TIM1_CC1 #16<br>TIM1_CC2 #15<br>TIM1_CC3 #14 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT0 #17 LE-<br>TIM0_OUT1 #16<br>PCNT0_S0IN #17<br>PCNT0_S1IN #16 | US0_TX #17 US0_RX<br>#16 US0_CLK #15<br>US0_CS #14 US0_CTS<br>#13 US0_RTS #12<br>US1_TX #17 US1_RX<br>#16 US1_CLK #15<br>US1_CS #14 US1_CTS<br>#13 US1_RTS #12<br>LEU0_TX #17 LEU0_RX<br>#16 I2C0_SDA #17<br>I2C0_SCL #16 | CMU_CLK0 #4<br>PRS_CH3 #8 PRS_CH4<br>#0 PRS_CH5 #6<br>PRS_CH6 #11<br>ACMP0_O #17<br>ACMP1_O #17           |  |  |  |  |

# 6.4 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

| Alternate     | LOCATION                               |  |   |   |   |  |  |  |  |
|---------------|--|--|---|---|---|--|--|--|--|
| Functionality | 0 - 3                                  | 4 - 7                                  | 8 - 11                                    | 12 - 15                                   | 16 - 19                                     | 20 - 23                                      | 24 - 27                                  | 28 - 31                                  | Description  |
| ACMP0_O       | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3   | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12 | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10 | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11 | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | Analog comparator<br>ACMP0, digital out-<br>put.   |
| ACMP1_O       | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3   | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12 | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10 | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11 | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | Analog comparator<br>ACMP1, digital out-<br>put.   |
| ADC0_EXTN     | 0: PA0                                 |  |   |   |   |  |  |  | Analog to digital<br>converter ADC0 ex-<br>ternal reference in-<br>put negative pin  |
| ADC0_EXTP     | 0: PA1                                 |  |   |   |   |  |  |  | Analog to digital<br>converter ADC0 ex-<br>ternal reference in-<br>put positive pin  |
| BOOT_RX       | 0: PF1                                 |  |   |   |   |  |  |  | Bootloader RX  |
| BOOT_TX       | 0: PF0                                 |  |   |   |   |  |  |  | Bootloader TX  |
| CMU_CLK0      | 0: PA1<br>1: PB15<br>2: PC6<br>3: PC11 | 4: PD9<br>5: PD14<br>6: PF2<br>7: PF7  |   |   |   |  |  |  | Clock Management<br>Unit, clock output<br>number 0.  |
| CMU_CLK1      | 0: PA0<br>1: PB14<br>2: PC7<br>3: PC10 | 4: PD10<br>5: PD15<br>6: PF3<br>7: PF6 |   |   |   |  |  |  | Clock Management<br>Unit, clock output<br>number 1.  |
| DBG_SWCLKTCK  | 0: PF0                                 |  |   |   |   |  |  |  | Debug-interface<br>Serial Wire clock<br>input and JTAG<br>Test Clock.<br>Note that this func-<br>tion is enabled to<br>the pin out of reset,<br>and has a built-in<br>pull down. |

#### Table 6.7. Alternate functionality overview

| Alternate     | LOCATION                             |   |   |  |   |  |  |  |   |
|---------------|--------------------------------------|---|---|--|---|--|--|--|---|
| Functionality | 0 - 3                                | 4 - 7                                   | 8 - 11                                    | 12 - 15                                    | 16 - 19                                     | 20 - 23                                      | 24 - 27                                  | 28 - 31                                  | Description   |
| GPIO_EM4WU12  | 0: PC10                              |   |   |  |   |  |  |  | Pin can be used to<br>wake the system<br>up from EM4  |
| I2C0_SCL      | 0: PA1<br>1: PA2<br>2: PA3<br>3: PA4 | 4: PA5<br>5: PB11<br>6: PB12<br>7: PB13 | 8: PB14<br>9: PB15<br>10: PC6<br>11: PC7  | 12: PC8<br>13: PC9<br>14: PC10<br>15: PC11 | 16: PD9<br>17: PD10<br>18: PD11<br>19: PD12 | 20: PD13<br>21: PD14<br>22: PD15<br>23: PF0  | 24: PF1<br>25: PF2<br>26: PF3<br>27: PF4 | 28: PF5<br>29: PF6<br>30: PF7<br>31: PA0 | I2C0 Serial Clock<br>Line input / output.   |
| I2C0_SDA      | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3 | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12  | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10  | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11 | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | I2C0 Serial Data in-<br>put / output.   |
| LETIM0_OUT0   | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3 | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12  | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10  | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11 | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | Low Energy Timer<br>LETIM0, output<br>channel 0.  |
| LETIM0_OUT1   | 0: PA1<br>1: PA2<br>2: PA3<br>3: PA4 | 4: PA5<br>5: PB11<br>6: PB12<br>7: PB13 | 8: PB14<br>9: PB15<br>10: PC6<br>11: PC7  | 12: PC8<br>13: PC9<br>14: PC10<br>15: PC11 | 16: PD9<br>17: PD10<br>18: PD11<br>19: PD12 | 20: PD13<br>21: PD14<br>22: PD15<br>23: PF0  | 24: PF1<br>25: PF2<br>26: PF3<br>27: PF4 | 28: PF5<br>29: PF6<br>30: PF7<br>31: PA0 | Low Energy Timer<br>LETIM0, output<br>channel 1.  |
| LEU0_RX       | 0: PA1<br>1: PA2<br>2: PA3<br>3: PA4 | 4: PA5<br>5: PB11<br>6: PB12<br>7: PB13 | 8: PB14<br>9: PB15<br>10: PC6<br>11: PC7  | 12: PC8<br>13: PC9<br>14: PC10<br>15: PC11 | 16: PD9<br>17: PD10<br>18: PD11<br>19: PD12 | 20: PD13<br>21: PD14<br>22: PD15<br>23: PF0  | 24: PF1<br>25: PF2<br>26: PF3<br>27: PF4 | 28: PF5<br>29: PF6<br>30: PF7<br>31: PA0 | LEUART0 Receive input.  |
| LEU0_TX       | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3 | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12  | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10  | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11 | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | LEUART0 Transmit<br>output. Also used<br>as receive input in<br>half duplex commu-<br>nication.                                     |
| LFXTAL_N      | 0: PB14                              |   |   |  |   |  |  |  | Low Frequency<br>Crystal (typically<br>32.768 kHz) nega-<br>tive pin. Also used<br>as an optional ex-<br>ternal clock input<br>pin. |
| LFXTAL_P      | 0: PB15                              |   |   |  |   |  |  |  | Low Frequency<br>Crystal (typically<br>32.768 kHz) posi-<br>tive pin.   |
| PCNT0_S0IN    | 0: PA0<br>1: PA1<br>2: PA2<br>3: PA3 | 4: PA4<br>5: PA5<br>6: PB11<br>7: PB12  | 8: PB13<br>9: PB14<br>10: PB15<br>11: PC6 | 12: PC7<br>13: PC8<br>14: PC9<br>15: PC10  | 16: PC11<br>17: PD9<br>18: PD10<br>19: PD11 | 20: PD12<br>21: PD13<br>22: PD14<br>23: PD15 | 24: PF0<br>25: PF1<br>26: PF2<br>27: PF3 | 28: PF4<br>29: PF5<br>30: PF6<br>31: PF7 | Pulse Counter<br>PCNT0 input num-<br>ber 0.   |
| PCNT0_S1IN    | 0: PA1<br>1: PA2<br>2: PA3<br>3: PA4 | 4: PA5<br>5: PB11<br>6: PB12<br>7: PB13 | 8: PB14<br>9: PB15<br>10: PC6<br>11: PC7  | 12: PC8<br>13: PC9<br>14: PC10<br>15: PC11 | 16: PD9<br>17: PD10<br>18: PD11<br>19: PD12 | 20: PD13<br>21: PD14<br>22: PD15<br>23: PF0  | 24: PF1<br>25: PF2<br>26: PF3<br>27: PF4 | 28: PF5<br>29: PF6<br>30: PF7<br>31: PA0 | Pulse Counter<br>PCNT0 input num-<br>ber 1.   |
| PRS_CH0       | 0: PF0<br>1: PF1<br>2: PF2<br>3: PF3 | 4: PF4<br>5: PF5<br>6: PF6<br>7: PF7    | 8: PC6<br>9: PC7<br>10: PC8<br>11: PC9    | 12: PC10<br>13: PC11                       |   |  |  |  | Peripheral Reflex<br>System PRS, chan-<br>nel 0.  |

# 7. QFN48 Package Specifications

# 7.1 QFN48 Package Dimensions

![](_page_17_Figure_3.jpeg)

Figure 7.1. QFN48 Package Drawing

| Dimension | Min      | Тур  | Мах  |  |  |  |
|-----------|----------|------|------|--|--|--|
| A         | 0.80     | 0.85 | 0.90 |  |  |  |
| A1        | 0.00     | 0.02 | 0.05 |  |  |  |
| A3        | 0.20 REF |      |      |  |  |  |
| b         | 0.18     | 0.25 | 0.30 |  |  |  |
| D         | 6.90     | 7.00 | 7.10 |  |  |  |
| E         | 6.90     | 7.00 | 7.10 |  |  |  |
| D2        | 4.60     | 4.70 | 4.80 |  |  |  |
| E2        | 4.60     | 4.70 | 4.80 |  |  |  |
| е         | 0.50 BSC |      |      |  |  |  |
| L         | 0.30     | 0.40 | 0.50 |  |  |  |
| К         | 0.20     | _    | _    |  |  |  |
| R         | 0.09     | —    | 0.14 |  |  |  |
| ааа       |          |      |      |  |  |  |
| bbb       | 0.10     |      |      |  |  |  |
| ссс       | 0.10     |      |      |  |  |  |
| ddd       | 0.05     |      |      |  |  |  |
| eee       | 0.08     |      |      |  |  |  |
| fff       | 0.10     |      |      |  |  |  |
| Noto      |          |      |      |  |  |  |

# Table 7.1. QFN48 Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## Table 7.2. QFN48 PCB Land Pattern Dimensions

| Dimension | Тур  |
|-----------|------|
| S1        | 6.01 |
| S         | 6.01 |
| L1        | 4.70 |
| W1        | 4.70 |
| e         | 0.50 |
| W         | 0.26 |
| L         | 0.86 |

## Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.

7. A 4x4 array of 0.75 mm square openings on a 1.00 mm pitch can be used for the center ground pad.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9.7 Revision 0.1

Initial release.