

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFl

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp210a-e-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



	D15 D0	
	W0/WREG	PUSH.S Shadow
	W1	
	W2	oo Shadow
	W3 Le	egend
	W4	0
	W5	
	W6	
	W7	
	W8 Working Register	S
	W9	
	W10	
	W11	
	W12	
	W13	
	W14/Frame Pointer	
	W15/Stack Pointer	
	SPLIM Stack Pointer Limit Reg	ister
	0 Program Counter	
7 0 PSVPAG Pro	gram Space Visibility Page Address	
	RCOUNT REPEAT Loop Counter	
	15 0 CORCON Core Configuration Reg	gister
	DC IPL2 IPL1 IPL0 RA N OV Z C STATUS	Register
	SRL SRL	
— — — — — — — ▲ SRH — SRH		
— — — — — — ▲ SRH — S		

TABLE 4-17: DMA REGISTER MAP

File Name	-17: Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
																		Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	_				_	AMOD		—	—	MODE	<1:0>	0000
DMA0REQ	0382	FORCE	—	—		—	—			—				RQSEL<6:0	>			0000
DMA0STA	0384									TA<15:0>								0000
DMA0STB	0386									TB<15:0>								0000
DMA0PAD	0388							r	P	AD<15:0>								0000
DMA0CNT	038A	_		—	—	—	—						<9:0>	-		r		0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_			_		AMOD		_	—	MODE	<1:0>	0000
DMA1REQ	038E	FORCE	—	—		—	—			—			I	RQSEL<6:0	>			0000
DMA1STA	0390								S	TA<15:0>								0000
DMA1STB	0392								S	TB<15:0>								0000
DMA1PAD	0394							1	P	AD<15:0>								0000
DMA1CNT	0396	—	—	—	—	—	—					CNT	<9:0>	T				0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_			_	_	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA2REQ	039A	FORCE	—	—		—	—			—				RQSEL<6:0	>			0000
DMA2STA	039C								S	TA<15:0>								0000
DMA2STB	039E								S	TB<15:0>								0000
DMA2PAD	03A0								Р	AD<15:0>								0000
DMA2CNT	03A2	—	—	—	—	—	—					CNT	<9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	—	—	—	—	—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA3REQ	03A6	FORCE	—	—	—	—	—	—	—	—			I	RQSEL<6:0	>			0000
DMA3STA	03A8								S	TA<15:0>								0000
DMA3STB	03AA								S	TB<15:0>								0000
DMA3PAD	03AC								Р	AD<15:0>								0000
DMA3CNT	03AE	-	-	_	_	_	_					CNT	<9:0>					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	—	_	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA4STA	03B4								S	TA<15:0>								0000
DMA4STB	03B6								S	TB<15:0>								0000
DMA4PAD	03B8								Р	AD<15:0>								0000
DMA4CNT	03BA	_	_	_	—	_	_					CNT	<9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	—	—	AMOD	E<1:0>	—	_	MODE	<1:0>	0000
DMA5REQ	03BE	FORCE	_	_	—	_	_	_	_	_		•	I	RQSEL<6:0	>			0000
DMA5STA	03C0								S	TA<15:0>								0000
DMA5STB	03C2								S	TB<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

6.0 RESET

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode and Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this data sheet for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1). A POR will clear all bits, except for the POR bit (RCON<0>), that are set. The user can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.



REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	-	—	—	—	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	C
bit 7							bit 0

Legend:		
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'
S = Set only bit	W = Writable bit	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			_				
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
	—	—	—	IPL3 ⁽²⁾	PSV	—	_
bit 7							bit 0
Legend:		C = Clear only	/ bit				
R = Readable I	oit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	ed	ʻx = Bit is unki	nown	U = Unimpler	nented bit, read	as '0'	
bit 3	1 = CPU inter	terrupt Priority rupt priority lev rupt priority lev	el is greater th				

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15		•					bit 8
D/// 0	DAMO	DAVO	DAVA	DAVO		DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15	U2TXIE: UAR	T2 Transmitte	r Interrupt Ena	able bit			
	•	equest enable					
	•	equest not ena					
bit 14		RT2 Receiver I	•	le bit			
		equest enable equest not ena					
bit 13	•	nal Interrupt 2					
		equest enable					
	0 = Interrupt r	equest not ena	abled				
bit 12		Interrupt Enab					
	•	equest enable					
bit 11	•	equest not ena Interrupt Enab					
		request enable					
		equest not ena					
bit 10	OC4IE: Outpu	ut Compare Ch	annel 4 Interr	upt Enable bit			
		equest enable equest not ena					
bit 9	•	ut Compare Ch		upt Enable bit			
		equest enable					
	•	equest not ena					
bit 8	DMA2IE: DM	A Channel 2 D	ata Transfer (Complete Interr	upt Enable bit		
		equest enable equest not ena					
bit 7	•	Capture Chann		Enable bit			
		equest enable	-				
		equest not ena					
bit 6	IC7IE: Input C	Capture Chann	el 7 Interrupt I	Enable bit			
		equest enable equest not ena					
bit 5				rupt Enable bit			
		equest enable	•	•			
	0 = Interrupt r	equest not ena	abled				
bit 4		nal Interrupt 1					
	1 = Interrupt r	oquest enable	Ч				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T2IP<2:0>		_		OC2IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC2IP<2:0>		-		DMA0IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
L:1 44		upt source is disa					
bit 11	-	ented: Read as '(Latorrupt Drig	ritu hita		
bit 10-8		: Output Compa upt is priority 7 (I		-	ity bits		
	•		lightest phon	ty interrupt)			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0)'				
bit 6-4	IC2IP<2:0>:	: Input Capture C	hannel 2 Inte	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 3	-	ented: Read as '0					
bit 2-0		0>: DMA Channe			e Interrupt Pric	ority bits	
	111 = Interr •	upt is priority 7 (h	lignest priori	ty interrupt)			
	•						
	•	and in and the d					
		upt is priority 1 upt source is disa	ahled				

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	_		_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD ⁽¹⁾
bit 7		·		·			bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15		5 Module Disal					
		nodule is disable nodule is enable					
bit 14		4 Module Disal					
Sit 11	-	odule is disable					
	0 = Timer4 m	odule is enable	ed				
bit 13	T3MD: Timer	3 Module Disal	ole bit				
		odule is disable					
h# 40		odule is enable					
bit 12	-	2 Module Disal					
	-	odule is enable					
bit 11	T1MD: Timer	1 Module Disal	ole bit				
	1 = Timer1 m	nodule is disable	ed				
		odule is enable					
bit 10-8	-	nted: Read as '					
bit 7	_	1 Module Disat	ole bit				
	-	lule is disabled lule is enabled					
bit 6		T2 Module Disa	hle hit				
bit 0		nodule is disabl					
	0 = UART2 m	nodule is enable	ed				
bit 5	U1MD: UAR	T1 Module Disa	ble bit				
	-	nodule is disabl					
L:1 4		nodule is enable					
bit 4		l2 Module Disa dule is disabled					
		dule is disabled					
bit 3	SPI1MD: SPI	I1 Module Disa	ble bit				
	1 = SPI1 mod	dule is disabled					
	0 = SPI1 mod	dule is enabled					
bit 2		N2 Module Disa					
	-	nodule is disabl					
	v = EGANZ n	nodule is enabl	eu				

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL	—	_	_	_	_				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
_	TGATE	TCKP	S<1:0>	—	TSYNC	TCS	—				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	TON: Timer1	On bit									
	1 = Starts 16	-bit Timer1									
	0 = Stops 16	-bit Timer1									
bit 14	Unimplemer	nted: Read as '	0'								
bit 13	TSIDL: Stop	in Idle Mode bi	t								
		nue module ope e module operat			dle mode						
bit 12-7	Unimplemer	nted: Read as '	0'								
bit 6	TGATE: Time	TGATE: Timer1 Gated Time Accumulation Enable bit									
	When TCS = This bit is igr										
		<u>: 0:</u> ne accumulatio ne accumulatio									
bit 5-4	TCKPS<1:0	>: Timer1 Input	Clock Presca	ale Select bits							
	11 = 1:256										
	10 = 1:64										
	01 = 1:8 00 = 1:1										
L:1 0		stad. Daad as '	0'								
bit 3	-	nted: Read as '		-	alaat hit						
bit 2	When TCS =	er1 External Cl	ock input Syr	ichronization 5	elect bit						
	1 = Synchror	<u>· ⊥.</u> nize external clo ynchronize exte		out							
	When TCS = This bit is igr	<u>= 0:</u>									
bit 1	TCS: Timer1	Clock Source	Select bit								
	1 = External	clock from pin	T1CK (on the	risina edae)							
	0 = Internal o		- (3 - 3 - 9							

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	_	—	_	_	_
pit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	_	—	—	—	FRMDLY	—
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	1 = Framed S		abled (SSx p	oin used as fram		input/output)	
bit 15	1 = Framed S	SPIx support en	abled (SSx p	oin used as fram		input/output)	
bit 15 bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran	SPIx support en SPIx support dis me Sync Pulse	abled (<mark>SSx</mark> p abled Direction Co			input/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output	abled (SSx p sabled Direction Co (slave) t (master)	ntrol bit		input/output)	
	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fran	SPIx support en SPIx support dis me Sync Pulse nc pulse input (abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit	ntrol bit		input/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fran 1 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high	ntrol bit		input/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy FRMPOL: France sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is activ	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low	ntrol bit		input/output)	
bit 14 bit 13	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fran 1 = Frame sy 0 = Frame sy Unimplemen	Plx support en Plx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is acti nc pulse is acti	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o'	ntrol bit		input/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy 0 = Frame sy 0 = Frame sy Unimplement FRMDLY: France 1 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is actir nc pulse is actir ated: Read as '(ame Sync Pulse nc pulse coincir	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o' e Edge Selec des with first	ntrol bit t bit bit clock		input/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy 0 = Frame sy 0 = Frame sy Unimplement FRMDLY: France 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is actir nc pulse is actir ted: Read as '(ame Sync Pulse	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low p' e Edge Selec des with first des first bit c	ntrol bit t bit bit clock		input/output)	

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	 Start bit 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
bit 2	Hardware set or clear when Start, Repeated Start or Stop detected. R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—		—			—	
bit 15							bit	
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE	
bit 7		I					bit	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7 bit 6	1 = Interrupt r 0 = Interrupt r WAKIE: Bus 1 = Interrupt r	I Message Inter request enabled request not ena Wake-up Activi request enabled request not ena	d ibled ty Interrupt E d					
bit 5	ו = Interrupt ו	Interrupt Enab request enabled request not ena	t					
bit 4	Unimplemen	ted: Read as 'o)'					
bit 3	1 = Interrupt i	Almost Full Int request enabled request not ena	d	e bit				
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled							
bit 1	RBIE: RX But 1 = Interrupt i	RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled						
bit 0	TBIE: TX Buffer Interrupt Enabled bit 1 = Interrupt request enabled 0 = Interrupt request not enabled							

REGISTER 19-7: CIINTE: ECAN™ MODULE INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	_		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SJ	W<1:0>			BRF	P<5:0>				
bit 7							bit		
Lonondi									
Legend:	la hit		hit.	II – Unimplor	nonted hit read				
R = Readab		W = Writable		U = Unimplemented bit, read as '0'					
-n = Value a	IL POR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unki	nown		
bit 15-8	Unimpleme	nted: Read as '	0'						
bit 7-6	SJW<1:0>:	Synchronization	Jump Width	bits					
	11 = Length								
	10 = Length								
	01 = Length 00 = Length								
bit 5-0	0	Baud Rate Pres	color hite						
DIL J-U		$T_Q = 2 \times 64 \times 1/$							
	•								
	•								
	•								
	00 0010 =	Tq = 2 x 3 x 1/F	CAN						
	00 0001 =	Tq = 2 x 2 x 1/F	CAN						
	00 0000 -	Tq = 2 x 1 x 1/F	CAN						

REGISTER 19-9: CiCFG1: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 1

REGISTER [·]		nSID: ECAN⊺ 1,, 15)	MODULE /	ACCEPTANCI	E FILTER n S	FANDARD IDI	ENTIFIER	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			SID<	:10:3>				
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
	SID<2:0>			EXIDE		EID<1	17:16>	
bit 7							bit C	
Legend: R = Readabl -n = Value at bit 15-5	POR	W = Writable '1' = Bit is set		U = Unimplen '0' = Bit is clea	nented bit, read ared	l as '0' x = Bit is unkr	nown	
DIL 15-5	1 = Message	address bit SII address bit SII	Dx must be '1					
bit 4	Unimplemen	ted: Read as '	0'					
bit 3	<u>If MIDE = 1:</u> 1 = Match on	ly messages w	ith extended i	dentifier addres lentifier addres				
bit 2	Unimplemer	Unimplemented: Read as '0'						
bit 1-0	1 = Message	EID<17:16>: Extended Identifier bits 1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter						

REGISTER 19-17: CiRXFnEID: ECANTM MODULE ACCEPTANCE FILTER n EXTENDED IDENTIFIER (n = 0, 1, ..., 15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<15:8>			
bit 15							bit 8
DA4	D 44/	D///		D/4/	D 0 0 /		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			EID	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

DC CHARACTERISTICS			(unless	d Operating otherwise st og temperatur	ated) e -40°C :	≤ Ta ≤ +	3.6V 85°C for Industrial 25°C for Extended
Parameter No.	Typical ⁽²⁾	Max	Doze Ratio	Units		Con	ditions
Doze Current (IDO	ze) ⁽¹⁾	•			•		
DC73a	11	35	1:2	mA			
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	11	30	1:128	mA			
DC70a	42	50	1:2	mA			
DC70f	26	30	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	25	30	1:128	mA			
DC71a	41	50	1:2	mA			
DC71f	25	30	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	24	30	1:128	mA			
DC72a	42	50	1:2	mA			
DC72f	26	30	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	25	30	1:128	mA			

TABLE 24-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail with overshoot/undershoot < 250 mV
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

TABLE 24-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS					ure -40°	$C \le TA \le$	+85°C f	(unless otherwise stated) for Industrial for Extended
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8	_	8	MHz	ECPLL, HSPLL, XTPLL modes
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz	_
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	—
OS53	DCLK	CLKO Stability (Jitter)		-3	0.5	3	%	Measured over 100 ms period

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time base or communication clocks used by peripherals use the formula:

Peripheral Clock Jitter = DCLK / $\sqrt{(Fosc/Peripheral bit rate clock)}$

Example Only: Fosc = 80 MHz, DCLK = 3%, SPI bit rate clock, (i.e. SCK), is 5 MHz

SPI SCK Jitter = [DCLK / \(\lambda(80 MHz/5 MHz))] = [3\(\lambda / 16] = [3\(\lambda / 4] = 0.75\)

TABLE 24-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

AC CHA	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Min Typ Max Units Conditions					
	Internal FRC Accuracy @ 7.3728 MHz ⁽¹⁾							
F20a	FRC	-2	—	+2	%	$-40^\circ C \le T \text{A} \le +85^\circ C$	VDD = 3.0-3.6V	
F20b	FRC	-5	_	+5	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V	

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


TABLE 24-19: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Characteristic	Min	Min Typ Max Units Conditions						
	LPRC @ 32.768 kHz ⁽¹⁾								
F21a	LPRC	-30	_	+30	%	$-40^\circ C \le T A \le +85^\circ C$	—		
F21b	LPRC	-35	-35 — +35 % -40°C \leq TA \leq +125°C —						

Note 1: Change of LPRC frequency as VDD changes.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

E1

D1

С

b

α

β

0.09

0.17

11°

11°

10.00 BSC

10.00 BSC

0.22

12°

12°

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

0.20


0.27

13°

13°

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	ILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

Revision D (June 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers"	Updated the Recommended Minimum Connection (see Figure 2-1).
Section 9.0 "Oscillator Configuration"	Updated the COSC<2:0> and NOSC<2:0> bit value definitions for '001' (see Register 9-1).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the Analog-to-Digital Conversion Clock Period Block Diagram (see Figure 20-2).
Section 21.0 "Special Features"	Added Note 3 to the On-chip Voltage Regulator Connections (see Figure 21-1).
Section 24.0 "Electrical Characteristics"	Updated "Absolute Maximum Ratings".
	Updated Operating MIPS vs. Voltage (see Table 24-1).
	Removed parameter DC18 from the DC Temperature and Voltage Specifications (see Table 24-4).
	Updated the notes in the following tables:
	• Table 24-5
	Table 24-6
	• Table 24-7
	Table 24-8
	Updated the I/O Pin Output Specifications (see Table 24-10).
	Updated the Conditions for parameter BO10 (see Table 24-11).
	Updated the Conditions for parameters D136b, D137b, and D138b (TA = 150°C) (see Table 24-12).
Section 25.0 "High Temperature Electrical	Updated "Absolute Maximum Ratings".
Characteristics"	Updated the I/O Pin Output Specifications (see Table 25-6).
	Removed Table 25-7: DC Characteristics: Program Memory.

NOTES: