

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp210at-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 3-2:	CORCON: CORE CONTROL REGISTER
---------------	-------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	y bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	ed	'x = Bit is unk	nown	U = Unimpler	mented bit, read	l as '0'	
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3 ⁽¹⁾			
	1 = CPU inter	rupt priority lev	vel is greater t	han 7			
	0 = CPU inter	rupt priority iev	er is 7 of less				
bit 2	PSV: Progran	n Space Visibili	ty in Data Spa	ace Enable bit			
	1 = Program s 0 = Program s	space visible in space not visib	i data space le in data spa	ce			
bit 1-0	Unimplemen	ted: Read as '	0'				

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

IABLE	4-6:	IIIVIE	R REG	ISTER N	IAP													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Period F	Register 1								FFFF
T1CON	0104	TON		TSIDL		_	—	_	—	—	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Tin	ner3 Holding	Register (fo	r 32-bit time	r operations of	only)						xxxx
TMR3	010A								Timer3	Register								0000
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON		TSIDL		_	—	_	_	—	TGATE	TCKP	S<1:0>	T32	—	TCS	_	0000
T3CON	0112	TON	—	TSIDL		—	—	_	—	—	TGATE	TCKP	S<1:0>	—	—	TCS	_	0000
TMR4	0114		Timer4 Register 0000								0000							
TMR5HLD	0116							Timer5 Hold	ing Register	(for 32-bit o	perations only	y)						xxxx
TMR5	0118								Timer5	Register								0000
PR4	011A	Period Register 4								FFFF								
PR5	011C	Period Register 5							FFFF									
T4CON	011E	TON	—	TSIDL	_	_	—	—	—	—	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T5CON	0120	TON	TON - TSIDL TGATE TCKPS<1:0> TCS - 000								0000							
TMR6	0122								Timer6	Register								0000
TMR7HLD	0124		Timer7 Holding Register (for 32-bit operations only) xxxx								xxxx							
TMR7	0126								Timer7	Register								0000
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON	—	TSIDL		_	—	—	—	—	TGATE	TCKP	S<1:0>	T32	_	TCS	—	0000
T7CON	012E	TON	—	TSIDL		—	—	—	—	—	TGATE	TCKP	S<1:0>	—	—	TCS	—	0000
TMR8	0130								Timer8	Register								0000
TMR9HLD	0132							Timer9 Hold	ing Register	(for 32-bit o	perations only	y)						xxxx
TMR9	0134								Timer9	Register								0000
PR8	0136								Period F	Register 8								FFFF
PR9	0138								Period I	Register 9								FFFF
T8CON	013A	TON	—	TSIDL	_	—	—	—	—	—	TGATE	TCKP	S<1:0>	T32	—	TCS	_	0000
T9CON	013C	TON	—	TSIDL	—	—	—	—	_	—	TGATE	TCKP	S<1:0>	—	—	TCS	_	0000

. . TIMED DEGIGTED MAD

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-2	U: E	CANTI	REGIS			IN C10	IRL1.	VIN = 1	L FOR P	IC24HJ	XXXGP5	06A/51	UA/61UA		ES ONL		TINUE	D)
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF1EID	0446				EID	<15:8>					EID<7:0>					xxxx		
C1RXF2SID	0448				SID	<10:3>				SID<2:0> — EXIDE — EID<17:16>			7:16>	xxxx				
C1RXF2EID	044A				EID	<15:8>							EID<	7:0>				xxxx
C1RXF3SID	044C				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF3EID	044E				EID	<15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF4EID	0452				EID	<15:8>							EID<	7:0>				xxxx
C1RXF5SID	0454				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF5EID	0456				EID	<15:8>							EID<	7:0>				xxxx
C1RXF6SID	0458		SID<10:3>				SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx				
C1RXF6EID	045A		EID<15:8>			EID<7:0>					xxxx							
C1RXF7SID	045C		SID<10:3>				SID<2:0>		_	EXIDE		EID<1	7:16>	xxxx				
C1RXF7EID	045E		EID<15:8>						EID<	7:0>	•	•		xxxx				
C1RXF8SID	0460		SID<10:3>				SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx				
C1RXF8EID	0462		EID<15:8>			EID<7:0>							xxxx					
C1RXF9SID	0464		SID<10:3>				SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx				
C1RXF9EID	0466				EID	<15:8>				EID<7:0>							xxxx	
C1RXF10SID	0468				SID	<10:3>				SID<2:0> — EXIDE — EID<17:16>					7:16>	xxxx		
C1RXF10EID	046A				EID	<15:8>				EID<7:0>						xxxx		
C1RXF11SID	046C				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E				EID	<15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF12EID	0472				EID	<15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID	<15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID	<15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID	<15:8>							EID<	7:0>		-		xxxx

ONILY (CONTINUED) DICOALLINNY ODEACA/E40A/C40A DEVICES

Legend:

© 2009-2012 Microchip Technology Inc.

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—		DMA1IP<2:0>	
bit 15		•					bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AD1IP<2:0>				U1TXIP<2:0>	
bit 7	·						bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimplement	ted: Read as ')'				
bit 10-8	DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits						
	111 = Interrup	ot is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interrur	ot is priority 1					
	000 = Interrup	ot source is dis	abled				
bit 7	Unimplement	ted: Read as 'd)'				
bit 6-4	AD1IP<2:0>:	ADC1 Convers	sion Complet	e Interrupt Prio	ority bits		
	111 = Interrup	ot is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
	• 001 = Interrur	ot is priority 1					
	000 = Interrup	ot source is dis	abled				
bit 3	Unimplement	ted: Read as ')'				
bit 2-0	U1TXIP<2:0>	: UART1 Trans	mitter Interru	upt Priority bits			
	111 = Interrup	ot is priority 7 (I	nighest priori	ty interrupt)			
	•		0				
	•						
	• 001 - Interrur	at is priority 1					
	000 = Interrupt	ot source is dis	abled				

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
			_				_	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_			TUN	<5:0>(1)			
bit 7	·						bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	1 as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-6	Unimplemen	ted: Read as 'o)'					
bit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits ⁽¹⁾					
	111111 = Ce	nter frequency	– 0.375% (7.3	345 MHz)				
	•							
	•							
	100001 = Ce	nter frequency	– 11.625% (6	6.52 MHz)				
	100000 = Ce	nter frequency	– 12% (6.49	MHz)				
	011111 = Ce	nter frequency	+ 11.625% (8	8.23 MHz)				
	•	nter frequency	+ 11.25% (8.4	20 MHZ)				
	•							
	•							
	000001 = Ce	nter frequency	+ 0.375% (7.4	40 MHz)				
	000000 = Ce	nter frequency	(1.31 WHZ NC	ominal)				

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽²⁾

- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) of "dsPIC33F/PIC24H Familv the Reference Manual", which is available site the from Microchip web (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24HJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24HJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.





NOTES:

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	 Start bit 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
bit 2	Hardware set or clear when Start, Repeated Start or Stop detected. R_W: Read/Write Information bit (when operating as I^2C slave) 1 = Read – indicates data transfer is output from slave
	0 = Write - indicates data transfer is input to slaveHardware set or clear after reception of I2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 18-2: Uz	xSTA: UARTx STATUS AN	ID CONTROL REGISTER
-------------------	-----------------------	---------------------

R/M-0	R/\\/_0	R/W-0	U_0	R/W-0 HC	R/\\/_0	R-0	R-1	
UTXISEI 1				UTXBRK		UTXBE	TRMT	
bit 15	UTAIL	OTAIOLLO		OTABLIC	OTALI	0 I/(BI	bit 8	
2.1.10								
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0	
URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	
bit 7				1		I	bit 0	
Legend:		HC = Hardwar	e cleared			C = Clear onl	y bit	
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
 bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits = Reserved; do not use = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) bit 14 UTXINV: Transmit Polarity Inversion bit If IREN = 0: = UxTX Idle state is '0' = UxTX Idle state is '1' If IREN = 1: = IrDA[®] encoded UxTX Idle state is '1' 							esult, the ansmit s there is	
bit 12	Unimplement	ted: Read as 'o	,					
bit 11	UTXBRK: Tra	ansmit Break bit						
bit 10	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed UTXEN: Transmit Enable bit⁽¹⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled 							
	by port.							
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only) 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written							
bit 8	TRMT: Transr	nit Shift Registe	er Empty bit (read-only)				
	1 = Transmit 0 = Transmit	Shift Register is Shift Register i	empty and tr s not empty, a	ransmit buffer is a transmission	s empty (the last is in progress o	transmission h r queued	as completed)	
bit 7-6	 URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters. 							

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins			0.4	V	IOL \leq 3 mA, VDD = 3.3V	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_		0.4	V	Iol \leq 6 mA, VDD = 3.3V	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Iol \leq 10 mA, Vdd = 3.3V	
DO20	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	$IOL \ge -3$ mA, VDD = 3.3V	
		Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4		_	V	$IOL \ge -6$ mA, VDD = 3.3V
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Iol ≥ -10 mA, VDD = 3.3V	
		Output High Voltage I/O Pins:	1.5				IOH ≥ -6 mA, VDD = 3.3V See Note 1	
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0			V	$\begin{array}{l} \mbox{IOH} \geq -5 \mbox{ mA, VDD} = 3.3 V \\ \mbox{See Note 1} \end{array}$	
			3.0	_	_		$\label{eq:IOH} \begin{array}{l} \mbox{IOH} \geq -2 \mbox{ mA, VDD} = 3.3 V \\ \mbox{See } \mbox{Note 1} \end{array}$	
		Output High Voltage 4x Source Driver Pins - RA2, RA3,	1.5	_	_		IOH ≥ -12 mA, VDD = 3.3V See Note 1	
DO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0	_	_	V	IOH ≥ -11 mA, VDD = 3.3V See Note 1	
			3.0				$\begin{array}{l} \text{IOH} \geq -3 \text{ mA, VDD} = 3.3 \text{V} \\ \text{See Note 1} \end{array}$	
		Output High Voltage 8x Source Driver Pins - OSC2,	1.5				IOH ≥ -16 mA, VDD = 3.3V See Note 1	
		ICLKO, RC15	2.0	_	_	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1	
			3.0				IOH ≥ -4 mA, VDD = 3.3V See Note 1	

TABLE 24-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

TABLE 24-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	_		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns	_	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		—	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions	
		Cloc	k Parame	ters				
AD50	TAD	ADC Clock Period	76		—	ns	—	
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	—	
	Conversion Rate							
AD55	tCONV	Conversion Time		12 Tad	—	—	—	
AD56	FCNV	Throughput Rate			1.1	Msps	—	
AD57	TSAMP	Sample Time	2 Tad		—	—	—	
		Timin	ig Param	eters				
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad	—	3.0 Tad	—	Auto-Convert Trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad	—	_	
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 TAD	—	_	_	
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μS	—	

TABLE 24-43: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

TABLE 24-44: DMA READ/WRITE TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
DM1a	DMA Read/Write Cycle Time	_	_	2 Tcy	ns	This characteristic applies to PIC24HJ256GPX06A/X08A/X10A devices only.	
DM1b	DMA Read/Write Cycle Time	_	—	1 Tcy	ns	This characteristic applies to all devices with the exception of the PIC24HJ256GPX06A/X08A/X10A.	

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down Current (IPD)								
HDC61c	3	5	μA	+150°C	3.3V	Watchdog Timer Current: ΔIWDT ^(2,4)		

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

- 2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 3: These currents are measured on the device containing the most memory in this family.
- 4: These parameters are characterized, but are not tested in manufacturing.

TABLE 25-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS			Standard O (unless oth Operating te	perating erwise s emperatu	Conditions tated) re -40°C ≤	: 3.0V to 3.6 Ta ≤ +150°C	V C for High Temperature
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	Conditions		
HDC72a	39	45	1:2	mA			
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS
HDC72g	18	25	1:128	mA			

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

DC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for High					
			Temperature						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	IOL ≤ 1.8 mA, VDD = 3.3V See Note 1		
HDO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	IOL ≤ 3.6 mA, VDD = 3.3V See Note 1		
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	Io∟ ≤ 6 mA, Voo = 3.3V See Note 1		
HDO20 V		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	IoL ≥ -1.8 mA, VDD = 3.3V See Note 1		
	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See Note 1		
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1		
		Output High Voltage I/O Pins:	1.5	—	—		IOH ≥ -1.9 mA, VDD = 3.3V See Note 1		
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0	_		V	IOH ≥ -1.85 mA, VDD = 3.3V See Note 1		
			3.0	_	_		$IOH \ge -1.4 \text{ mA}, \text{ VDD} = 3.3\text{V}$ See Note 1		
		Output High Voltage 4x Source Driver Pins - RA2, RA3,	1.5	_			IOH ≥ -3.9 mA, VDD = 3.3V See Note 1		
HDO20A	Voн1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0	—	_	V	IOH ≥ -3.7 mA, VDD = 3.3V See Note 1		
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1		
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO,	1.5	_			IOH ≥ -7.5 mA, VDD = 3.3V See Note 1		
		IRC15	2.0	_		V	IOH ≥ -6.8 mA, VDD = 3.3V See Note 1		
			3.0	—	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1		

TABLE 25-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

27.0 PACKAGING INFORMATION

27.1 Package Marking Information



100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

Revision D (June 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers"	Updated the Recommended Minimum Connection (see Figure 2-1).
Section 9.0 "Oscillator Configuration"	Updated the COSC<2:0> and NOSC<2:0> bit value definitions for '001' (see Register 9-1).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the Analog-to-Digital Conversion Clock Period Block Diagram (see Figure 20-2).
Section 21.0 "Special Features"	Added Note 3 to the On-chip Voltage Regulator Connections (see Figure 21-1).
Section 24.0 "Electrical Characteristics"	Updated "Absolute Maximum Ratings".
	Updated Operating MIPS vs. Voltage (see Table 24-1).
	Removed parameter DC18 from the DC Temperature and Voltage Specifications (see Table 24-4).
	Updated the notes in the following tables:
	• Table 24-5
	Table 24-6
	• Table 24-7
	Table 24-8
	Updated the I/O Pin Output Specifications (see Table 24-10).
	Updated the Conditions for parameter BO10 (see Table 24-11).
	Updated the Conditions for parameters D136b, D137b, and D138b (TA = 150°C) (see Table 24-12).
Section 25.0 "High Temperature Electrical	Updated "Absolute Maximum Ratings".
Characteristics"	Updated the I/O Pin Output Specifications (see Table 25-6).
	Removed Table 25-7: DC Characteristics: Program Memory.

INDEX

Α	
AC Characteristics	252, 291
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	
Load Conditions	252, 291
ADC Module	
ADC1 Register Map	42
ADC2 Register Map	42
Alternate Interrupt Vector Table (AIVT)	69
Analog-to-Digital Converter	
DMA	
Initialization	
Key Features	
Arithmetic Logic Unit (ALU)	28
Assembler	
MPASM Assembler	
Automatic Clock Stretch	

В

145
208
226
180
153
155
16
24
123
125
65
141
159
149
148
173
227

С

C Compilers	
MPLAB C18	
Clock Switching	131
Enabling	131
Sequence	131
Code Examples	
Erasing a Program Memory Page	62
Initiating a Programming Sequence	63
Loading Write Buffers	63
Port Write/Read	142
PWRSAV Instruction Syntax	133
Code Protection	221, 228
Configuration Bits	221
Description (Table)	222
Configuration Register Map	221
Configuring Analog Port Pins	142
CPU	
Control Register	
CPU Clocking System	124
PLL Configuration	124
Selection	124
Sources	124
Customer Change Notification Service	321

Customer Notification Service Customer Support	321 321
D	
Data Address Space	31
Alignment	31
Memory Map for PIC24HJXXXGPX06A/X08A/X1	0A
Devices with 16 KB RAM	33
Memory Map for PIC24HJXXXGPX06A/X08A/X1	0A
Devices with 8 KB RAM	32
Near Data Space	31
Software Stack	53
Width	31
DC and AC Characteristics	
Graphs and Tables	297
DC Characteristics	242
Doze Current (IDOZE)	289
High Temperature	288
I/O Pin Input Specifications	248
I/O Pin Output Specifications 25	50, 290
Idle Current (IDOZE)	247
Idle Current (IIDLE)	245
Operating Current (IDD)	244
Operating MIPS vs. Voltage	288
Power-Down Current (IPD)	246
Power-down Current (IPD)	288
Program Memory	251
Temperature and Voltage	288
Temperature and Voltage Specifications	243
Thermal Operating Conditions	288
Development Support	237
DMA Module	
DMA Register Map	43
DMAC Registers	114
DMAxCNT	114
DMAxCON	114
DMAxPAD	114
DMAxREQ	114
DMAxSTA	114
DMAxSTB	114

Е

ECAN Module
CiFMSKSEL2 register 199
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1) 44
ECAN1 Register Map (C1CTRL1.WIN = 0) 45
ECAN1 Register Map (C1CTRL1.WIN = 1) 45
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1) 47
ECAN2 Register Map (C2CTRL1.WIN = 0) 47
ECAN2 Register Map (C2CTRL1.WIN = 1) 48
Frame Types 179
Modes of Operation 181
Overview 179
ECAN Registers
Filter 15-8 Mask Selection Register
(CiFMSKSEL2)
Electrical Characteristics 241
AC 252, 291
Enhanced CAN Module 179
Equations
Device Operating Frequency 124
FOSC Calculation 124
XT with PLL Mode Example 125
Errata 13