

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 40 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 18x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp306a-e-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-15: ADC1 REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------------------|---------------|--------|-----------|--------|---------|--------|-----------|---------|----------|----------|-----------|--------|--------|--------|-----------|----------|---------|---------------|
| ADC1BUF0 | 0300 | | | | | | | | ADC Data | Buffer 0 | | | | | | | | xxxx |
| AD1CON1 | 0320 | ADON | _ | ADSIDL | ADDMABM | _ | AD12B | FOR | M<1:0> | : | SSRC<2:0> | | _ | SIMSAM | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 0322 | , | VCFG<2:0> | > | | | CSCNA | CHP | S<1:0> | BUFS | — | | SMPI | <3:0> | | BUFM | ALTS | 0000 |
| AD1CON3 | 0324 | ADRC | | | | S | AMC<4:0> | | | | | | ADCS | <7:0> | | | | 0000 |
| AD1CHS123 | 0326 | _ | | | | _ | CH1231 | NB<1:0> | CH123SB | — | — | | | | CH123 | NA<1:0> | CH123SA | 0000 |
| AD1CHS0 | 0328 | CH0NB | | | | CI | +0SB<4:0> | > | | CH0NA | — | | | C | CH0SA<4:0 |)> | | 0000 |
| AD1PCFGH ⁽¹⁾ | 032A | PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 | PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 | 0000 |
| AD1PCFGL | 032C | PCFG15 | PCFG14 | PCFG13 | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 | PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000 |
| AD1CSSH(1) | 032E | CSS31 | CSS30 | CSS29 | CSS28 | CSS27 | CSS26 | CSS25 | CSS24 | CSS23 | CSS22 | CSS21 | CSS20 | CSS19 | CSS18 | CSS17 | CSS16 | 0000 |
| AD1CSSL | 0330 | CSS15 | CSS14 | CSS13 | CSS12 | CSS11 | CSS10 | CSS9 | CSS8 | CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSS0 | 0000 |
| AD1CON4 | 0332 | _ | | | | _ | | | — | — | — | | | | - | DMABL<2: | 0> | 0000 |
| Reserved | 0334- 033E | _ | _ | | _ | | | | _ | — | _ | | _ | _ | _ | _ | _ | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.

TABLE 4-16: ADC2 REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|---------------|--------|-----------|--------|---------|--------|----------|---------|----------|----------|----------|-------|-------|--------|-------|----------|---------|---------------|
| ADC2BUF0 | 0340 | | | | | | | | ADC Data | Buffer 0 | | | | | | | | xxxx |
| AD2CON1 | 0360 | ADON | _ | ADSIDL | ADDMABM | _ | AD12B | FORI | VI<1:0> | : | SSRC<2:0 | > | _ | SIMSAM | ASAM | SAMP | DONE | 0000 |
| AD2CON2 | 0362 | Y | VCFG<2:0> | > | — | | CSCNA | CHP | S<1:0> | BUFS | — | | SMPI | <3:0> | | BUFM | ALTS | 0000 |
| AD2CON3 | 0364 | ADRC | _ | _ | | S | AMC<4:0> | | | | | | ADC | S<7:0> | | | | 0000 |
| AD2CHS123 | 0366 | _ | _ | _ | _ | _ | CH123N | NB<1:0> | CH123SB | _ | _ | _ | _ | _ | CH123 | NA<1:0> | CH123SA | 0000 |
| AD2CHS0 | 0368 | CH0NB | _ | _ | _ | | CH0S | B<3:0> | | CH0NA | _ | _ | _ | | CH0S | A<3:0> | | 0000 |
| Reserved | 036A | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| AD2PCFGL | 036C | PCFG15 | PCFG14 | PCFG13 | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 | PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000 |
| Reserved | 036E | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| AD2CSSL | 0370 | CSS15 | CSS14 | CSS13 | CSS12 | CSS11 | CSS10 | CSS9 | CSS8 | CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSS0 | 0000 |
| AD2CON4 | 0372 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | I | DMABL<2: | 0> | 0000 |
| Reserved | 0374- 037E | — | — | — | — | | — | | — | _ | — | — | — | — | _ | — | — | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Interrupts" (DS70184) of the "dsPIC33F/PIC24H Familv Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJXXXGPX06A/X08A/X10A CPU. It has the following features:

- · Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJXXXGPX06A/X08A/X10A devices implement up to 61 unique interrupts and 5 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJXXXGPX06A/X08A/X10A device clears its registers in response to a Reset which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

| R/W-0 R/W-0 <th< th=""><th>U-0</th><th>U-0</th><th>R/W-0</th><th>U-0</th><th>U-0</th><th>U-0</th><th>U-0</th><th>R/W-0</th></th<> | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|--|-----------|---------------|-----------------|----------------|----------------|-----------------|----------|-------|
| R/W-0 R/W-0 <th< td=""><td>—</td><td>—</td><td>DMA5IE</td><td>—</td><td>—</td><td>—</td><td>—</td><td>C2IE</td></th<> | — | — | DMA5IE | — | — | — | — | C2IE |
| C2RXIE INT4IE INT3IE T9IE T8IE MI2C2IE SI2C2IE T7IE bit 7 bit bit bit bit bit segend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled | bit 15 | | | | | | | bit 8 |
| C2RXIE INT4IE INT3IE T9IE T8IE MI2C2IE SI2C2IE T7IE bit 7 bit bit bit bit bit segend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' bit n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled | | | | | | | | |
| it 7 bit cegend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 Is interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 Interrupt | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| segend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' i'' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 C2RXIE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer8 Interrupt Enable | C2RXIE | INT4IE | INT3IE | T9IE | T8IE | MI2C2IE | SI2C2IE | T7IE |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled < | bit 7 | | | | | | | bit |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled < | Logondi | | | | | | | |
| n = Value at POR 1' = Bit is set 0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 12-9 Unimplemented: Read as '0' bit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 1 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt req | • | hit | W = Writable | hit | II = Unimple | mented hit rear | 1 as 'N' | |
| Dit 15-14 Unimplemented: Read as '0' Dit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled Dit 12-9 Unimplemented: Read as '0' Dit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled Dit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled Dit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled Dit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled Dit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request enabled Dit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled Dit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled Dit 4 T9IE: Timer8 Interrupt Terupt Enable bit 1 = Interrupt request not enabled 0 = Inter | | | | | • | | | own |
| bit 13 DMASIE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 bit 12-9 Unimplemented: Read as '0' bit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request en | | Ölt | | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt req | bit 15-14 | Unimplemen | nted: Read as ' | 0' | | | | |
| 0 = Interrupt request not enabled oit 12-9 Unimplemented: Read as '0' oit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled oit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled oit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled oit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled oit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled oit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled oit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled oit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled oit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request not enabled 0 | bit 13 | DMA5IE: DM | IA Channel 5 D | ata Transfer (| Complete Inter | rupt Enable bit | | |
| bit 12-9 Unimplemented: Read as '0' bit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled bit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer8 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 Interrupt request not enabled bit 5 MI2C2IE: I2C2 Mast | | | | | | | | |
| bit 8 C2IE: ECAN2 Event Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer9 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 4 SI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request not enabled< | | - | - | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled 0it 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0it 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request on enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = I | | • | | | | | | |
| 0 = Interrupt request not enabled 0 = Interrupt request not enabled 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled<!--</td--><td>bit 8</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> | bit 8 | | | | | | | |
| bit 7 C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request ont enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt reque | | • | • | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = | bit 7 | - | • | | errupt Enable | bit | | |
| bit 6 INT4IE: External Interrupt 4 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled | | | | - | · | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request not enabled bit 1 Interrupt request not enabled bit 2 MI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled 1 = Interrupt request enabled | | | - | | | | | |
| 0 = Interrupt request not enabled bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Int | bit 6 | | • | | | | | |
| bit 5 INT3IE: External Interrupt 3 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 1 Interrupt request not enabled bit 0 TrIE: Timer7 Interrupt Enable bit <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | | | | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled | hit 5 | • | · | | | | | |
| 0 = Interrupt request not enabled oit 4 T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled oit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request enabled | bit o | | | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled 1 = Interrupt request enabled 1 = Interrupt request enabled | | | | | | | | |
| 0 = Interrupt request not enabled 5 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 6 = Interrupt request not enabled 7 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 1 = Interrupt request enabled 1 = Interrupt request not enabled | bit 4 | T9IE: Timer9 | Interrupt Enab | le bit | | | | |
| bit 3 T8IE: Timer8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled 1 = Interrupt request not enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | | | | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 2 MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled bit 1 Interrupt request enabled | hit 0 | - | - | | | | | |
| 0 = Interrupt request not enabled MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | DIE 3 | | | | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | | | | | | | | |
| 0 = Interrupt request not enabled 5I2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | bit 2 | MI2C2IE: 120 | 2 Master Even | ts Interrupt E | nable bit | | | |
| bit 1 SI2C2IE: I2C2 Slave Events Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | | 1 = Interrupt | request enable | d | | | | |
| 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | | | - | | | | | |
| 0 = Interrupt request not enabled bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | bit 1 | | | | able bit | | | |
| bit 0 T7IE: Timer7 Interrupt Enable bit 1 = Interrupt request enabled | | | | | | | | |
| 1 = Interrupt request enabled | bit 0 | - | - | | | | | |
| | | | - | | | | | |
| | | | | | | | | |

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|------------------|------------------|--|----------------|------------------|-----------------|-----------------|-------|
| — | | U1RXIP<2:0> | | — | | SPI1IP<2:0> | |
| bit 15 | | | | | | | bit |
| 11.0 | | R/W-0 | | 11.0 | | R/W-0 | |
| U-0 | R/W-1 | SPI1EIP<2:0> | R/W-0 | U-0 | R/W-1 | T3IP<2:0> | R/W-0 |
| bit 7 | | 0111211 \2.02 | | | | 1011 \2.02 | bit |
| 510 1 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimple | mented bit, rea | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unkr | nown |
| bit 15 | Unimpleme | ented: Read as ' | 0' | | | | |
| bit 14-12 | - | :0>: UART1 Rece | | Prioritv bits | | | |
| | | rupt is priority 7 (| - | - | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Inter | rupt is priority 1 | | | | | |
| | | rupt source is dis | abled | | | | |
| bit 11 | Unimpleme | ented: Read as ' | 0' | | | | |
| bit 10-8 | | >: SPI1 Event In | = | - | | | |
| | 111 = Inter | rupt is priority 7 (| highest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | rupt is priority 1 rupt source is dis | abled | | | | |
| bit 7 | | ented: Read as ' | | | | | |
| bit 6-4 | - | :0>: SPI1 Error II | | ty bits | | | |
| | | rupt is priority 7 (| - | - | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | rupt is priority 1 | | | | | |
| h :+ 0 | | rupt source is dis | | | | | |
| bit 3 bit 2-0 | - | ented: Read as ' | | | | | |
| DIL 2-0 | | : Timer3 Interrupt rupt is priority 7 (| - | v interrunt) | | | |
| | • | | riighest phon | ly interrupt) | | | |
| | • | | | | | | |
| | • 001 = Inter | wtic wwiewite d | | | | | |
| | | | | | | | |

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|-------------------------------|--------------|--|----------------|--------------------------------|------------------|-----------------|---------|
| — | | IC5IP<2:0> | | — | | IC4IP<2:0> | |
| bit 15 | | | | | | | bit 8 |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| | N/W-1 | IC3IP<2:0> | FX/VV-0 | | | DMA3IP<2:0> | N/ VV-U |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | - h:4 | | .:4 | | manufad hit va | | |
| R = Readable -n = Value at | | W = Writable k '1' = Bit is set | JIL | 0 = Onimple 0' = Bit is cle | mented bit, rea | x = Bit is unkn | own |
| | TOR | | | | arcu | | lowin |
| bit 15 | Unimpleme | nted: Read as '0 |)' | | | | |
| bit 14-12 | IC5IP<2:0>: | Input Capture C | hannel 5 Inte | errupt Priority b | oits | | |
| | 111 = Interr | upt is priority 7 (h | nighest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | upt is priority 1 upt source is disa | abled | | | | |
| bit 11 | | nted: Read as '0 | | | | | |
| bit 10-8 | | Input Capture C | | errupt Priority b | oits | | |
| | 111 = Interr | upt is priority 7 (h | nighest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | | upt is priority 1 | a la d | | | | |
| bit 7 | | upt source is disa nted: Read as '0 | | | | | |
| bit 6-4 | - | Input Capture C | | errunt Priority h | nite | | |
| | | upt is priority 7 (h | | | | | |
| | • | | 5 1 | 5 17 | | | |
| | • | | | | | | |
| | 001 = Interr | upt is priority 1 | | | | | |
| | | upt source is disa | | | | | |
| bit 3 | - | nted: Read as '0 | | | | 10 L 10 L | |
| bit 2-0 | | 0>: DMA Channe upt is priority 7 (h | | - | e Interrupt Pric | ority bits | |
| | • | | lighest phon | iy interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interr | upt is priority 1 | | | | | |

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|-------|------------------|-------|-------------------|-----------------|-----------------|-------|
| | | | PAD | <15:8> | | | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | PAD |)<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, rea | d as '0' | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|---------------------|-------|-------|-----------------|
| — | _ | — | — | | — | CNT< | 9:8> (2) |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | | | CNT< | 7:0> ⁽²⁾ | | | |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
 - 2: Number of DMA transfers = CNT<9:0> + 1.

bit 7

bit 0

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

| bit 3 | OC4MD: Output Compare 4 Module Disable bit |
|-------|--|
| | 1 = Output Compare 4 module is disabled0 = Output Compare 4 module is enabled |
| bit 2 | OC3MD: Output Compare 3 Module Disable bit |
| | 1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled |
| bit 1 | OC2MD: Output Compare 2 Module Disable bit |
| | 1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled |
| bit 0 | OC1MD: Output Compare 1 Module Disable bit |
| | 1 = Output Compare 1 module is disabled0 = Output Compare 1 module is enabled |

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|--------|-----|--------|---------|--------|-------|----------|-------|
| _ | — | OCSIDL | | — | — | — | — |
| bit 15 | | | • | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R-0, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | OCFLT | OCTSEL | | OCM<2:0> | |
| bit 7 | | | • | | | | bit 0 |
| | | | | | | | |


| Legend: | HC = Hardware Clearable bit | | |
|-------------------|-----------------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-14 | Unimplemented: Read as '0' |
|-----------|---|
| bit 13 | OCSIDL: Stop Output Compare in Idle Mode Control bit |
| | 1 = Output Compare x halts in CPU Idle mode |
| | 0 = Output Compare x continues to operate in CPU Idle mode |
| bit 12-5 | Unimplemented: Read as '0' |
| bit 4 | OCFLT: PWM Fault Condition Status bit |
| | 1 = PWM Fault condition has occurred (cleared in hardware only) |
| | 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111) |
| bit 3 | OCTSEL: Output Compare Timer Select bit |
| | 1 = Timer3 is the clock source for Compare x |
| | 0 = Timer2 is the clock source for Compare x |
| bit 2-0 | OCM<2:0>: Output Compare Mode Select bits |
| | 111 = PWM mode on OCx, Fault pin enabled |
| | 110 = PWM mode on OCx, Fault pin disabled |
| | 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin |
| | 100 = Initialize OCx pin low, generate single output pulse on OCx pin |
| | 011 = Compare event toggles OCx pin |
| | 010 = Initialize OCx pin high, compare event forces OCx pin low |
| | 001 = Initialize OCx pin low, compare event forces OCx pin high |
| | 000 = Output compare channel is disabled |

REGISTER 19-19: CIFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W | /-0 |
|---------------|--------------|---|-----------------|------------------|-----------------|-----------------|--------|-------|
| F15M | SK<1:0> | F14MS | K<1:0> | F13M | SK<1:0> | F12MS | K<1:0> | |
| bit 15 | | | | | | | | bit 8 |
| R/W-0 | R/W-0 | | R/W-0 | | R/W-0 | | R/W | 10 |
| | | R/W-0 | - | R/W-0 | | R/W-0 | | /-0 |
| | SK<1:0> | F10MS | K<1:0> | F9MS | SK<1:0> | F8MS | K<1:0> | 1.1.4 |
| bit 7 | | | | | | | | bit (|
| Legend: | | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimplei | mented bit, rea | d as '0' | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | | x = Bit is unkr | nown | |
| | | | | | | | | |
| bit 15-14 | F15MSK<1:0 | >: Mask Sourc | e for Filter 15 | bit | | | | |
| | | ed; do not use | | | | | | |
| | | ance Mask 2 reg | | | | | | |
| | | ance Mask 1 reg ance Mask 0 reg | | | | | | |
| bit 13-12 | - |)>: Mask Sourc | - | | | | | |
| DIL 13-12 | | ed; do not use | | DIL | | | | |
| | | ance Mask 2 reg | gisters contair | n mask | | | | |
| | | ance Mask 1 reg | | | | | | |
| | 00 = Accepta | ance Mask 0 reg | gisters contair | n mask | | | | |
| bit 11-10 | | >: Mask Sourc | e for Filter 13 | bit | | | | |
| | | ed; do not use | niatana aantain | | | | | |
| | | ance Mask 2 reg ance Mask 1 reg | | | | | | |
| | | ance Mask 0 reg | | | | | | |
| bit 9-8 | - |)>: Mask Sourc | - | | | | | |
| | 11 = Reserve | ed; do not use | | | | | | |
| | | ance Mask 2 reg | | | | | | |
| | | ance Mask 1 reg | | | | | | |
| h:+ 7 C | | ance Mask 0 reg)>: Mask Sourc | - | | | | | |
| bit 7-6 | | ed; do not use | e for Filter II | DIL | | | | |
| | | ance Mask 2 reg | pisters contair | n mask | | | | |
| | | ance Mask 1 reg | | | | | | |
| | 00 = Accepta | ance Mask 0 reg | gisters contair | n mask | | | | |
| bit 5-4 | | D>: Mask Sourc | e for Filter 10 | bit | | | | |
| | | ed; do not use | | | | | | |
| | - | ance Mask 2 reg | - | | | | | |
| | - | ance Mask 1 reg ance Mask 0 reg | - | | | | | |
| bit 3-2 | - | : Mask Source | - | | | | | |
| | | ed; do not use | | | | | | |
| | | ance Mask 2 reg | gisters contair | n mask | | | | |
| | - | ance Mask 1 reg | - | | | | | |
| | - | ance Mask 0 reg | - | | | | | |
| bit 1-0 | | : Mask Source | for Filter 8 bi | t | | | | |
| | | ed; do not use | | | | | | |
| | | ance Mask 2 reg | | | | | | |
| | | ance Mask 1 reg ance Mask 0 reg | | | | | | |
| | | | Julie Contain | | | | | |
| | | | | | | | | |

PIC24HJXXXGPX06A/X08A/X10A



20.6 ADC Control Registers

REGISTER 20-1: ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2)

| R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-----------|--------|---------|--------|-------|-------|--------|
| ADON | _ | ADSIDL | ADDMABM | | AD12B | FORM | 1<1:0> |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/C-0 |
| | | | | | | HC,HS | HC, HS |
| | SSRC<2:0> | | — | SIMSAM | ASAM | SAMP | DONE |
| bit 7 | | | | | | | bit 0 |

| Legend:HC = Cleared by hardware | | HS = Set by hardware | | | |
|---------------------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

| bit 15 | ADON: ADC Operating Mode bit |
|---------|--|
| | 1 = ADC module is operating |
| | 0 = ADC module is off |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | ADSIDL: Stop in Idle Mode bit |
| | 1 = Discontinue module operation when device enters Idle mode |
| | 0 = Continue module operation in Idle mode |
| bit 12 | ADDMABM: DMA Buffer Build Mode bit |
| | 1 = DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer |
| | DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer |
| bit 11 | Unimplemented: Read as '0' |
| bit 10 | AD12B: 10-Bit or 12-Bit Operation Mode bit |
| | 1 = 12-bit, 1-channel ADC operation |
| | 0 = 10-bit, 4-channel ADC operation |
| bit 9-8 | FORM<1:0>: Data Output Format bits |
| | For 10-bit operation: |
| | 11 = Reserved |
| | 10 = Reserved |
| | 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd) |
| | For 12-bit operation: |
| | 11 = Reserved |
| | 10 = Reserved |
| | 01 = Signed Integer (DOUT = ssss sddd dddd dddd, where s = .NOT.d<11>) |
| | 00 = Integer (DOUT = 0000 dddd dddd dddd) |
| bit 7-5 | SSRC<2:0>: Sample Clock Source Select bits |
| | 111 = Internal counter ends sampling and starts conversion (auto-convert)110 = Reserved |
| | 100 - Reserved |
| | 100 = GP timer (Timer5 for ADC1, Timer3 for ADC2) compare ends sampling and starts conversion |
| | 011 = Reserved 010 = GP timer (Timer3 for ADC1, Timer5 for ADC2) compare ends sampling and starts conversion |
| | 001 = Active transition on INT0 pin ends sampling and starts conversion |
| | 000 = Clearing sample bit ends sampling and starts conversion |

PIC24HJXXXGPX06A/X08A/X10A

REGISTER 20-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3,4)

| PCFG15 PCFG14 PCFG13 PCFG12 PCFG11 PCFG10 PCFG9 PCFG8 bit 15 bit 8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--|--------|--------|--------|--------|--------|--------|-------|-------|
| bit 15 bit 8 | PCFG15 | PCFG14 | PCFG13 | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 |
| | bit 15 | | | | | | | bit 8 |

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, rea | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: On devices with 2 analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.
 - 4: PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

21.0 SPECIAL FEATURES

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "CodeGuard™ Security" 23. (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC24HJXXXGPX06A/X08A/X10A devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming™ (ICSP™) programming capability
- In-Circuit Emulation

Address Name Bit 7 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 6 Bit 5 RBS<1:0> BSS<2:0> BWRP 0xF80000 FBS SSS<2:0> 0xF80002 FSS RSS<1:0> SWRP 0xF80004 FGS GSS<1:0> GWRP 0xF80006 FOSCSEL Reserved⁽²⁾ FNOSC<2:0> **IESO** 0xF80008 FOSC FCKSM<1:0> OSCIOFNC POSCMD<1:0> ____ PLLKEN⁽³⁾ WDTPOST<3:0> 0xF8000A FWDT FWDTEN WINDIS **WDTPRE** Reserved⁽⁴⁾ 0xF8000C FPOR FPWRT<2:0> ____ Reserved⁽¹⁾ 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

TABLE 21-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bits, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

- 2: When read, this bit returns the current programmed value.
- **3:** This bit is unimplemented on PIC24HJ64GPX06A/X08A/X10A and PIC24HJ128GPX06A/X08A/X10A devices and reads as '0'.
- 4: These bits are reserved and always read as '1'.

21.1 Configuration Bits

PIC24HJXXXGPX06A/X08A/X10A devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194) of the *"dsPIC33F/PIC24H Family Reference Manual"*, for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 21-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 21-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------------|----------------------|----------------|-----------------|--|---------------|----------------|--------------------------|
| 1 ADD | | ADD f f=f+WREG | | | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | f,WREG | WREG = f + WREG | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | #lit10,Wn | Wd = lit10 + Wd | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | Wb,Ws,Wd | Wd = Wb + Ws | 1 | 1 | C,DC,N,OV,Z |
| | | ADD | Wb,#lit5,Wd | Wd = Wb + lit5 | 1 | 1 | C,DC,N,OV,Z |
| 2 | ADDC | ADDC | f | f = f + WREG + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | f,WREG | WREG = $f + WREG + (C)$ | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | #lit10,Wn | Wd = lit10 + Wd + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | Wb,Ws,Wd | Wd = Wb + Ws + (C) | 1 | 1 | C,DC,N,OV,Z |
| | | ADDC | Wb,#lit5,Wd | Wd = Wb + lit5 + (C) | 1 | 1 | C,DC,N,OV,Z |
| 3 | AND | AND | f | f = f .AND. WREG | 1 | 1 | N,Z |
| | | AND | f,WREG | WREG = f .AND. WREG | 1 | 1 | N,Z |
| | | AND | #lit10,Wn | Wd = lit10 .AND. Wd | 1 | 1 | N,Z |
| | | AND | Wb,Ws,Wd | Wd = Wb .AND. Ws | 1 | 1 | N,Z |
| | | AND | Wb,#lit5,Wd | Wd = Wb .AND. lit5 | 1 | 1 | N,Z |
| 4 | ASR | ASR | f | f = Arithmetic Right Shift f | 1 | 1 | C,N,OV,Z |
| | | ASR | f,WREG | WREG = Arithmetic Right Shift f | 1 | 1 | C,N,OV,Z |
| | | ASR | Ws,Wd | Wd = Arithmetic Right Shift Ws | 1 | 1 | C,N,OV,Z |
| | | ASR | Wb,Wns,Wnd | Wnd = Arithmetic Right Shift Wb by Wns | 1 | 1 | N,Z |
| | | ASR | Wb,#lit5,Wnd | Wnd = Arithmetic Right Shift Wb by lit5 | 1 | 1 | N,Z |
| 5 | BCLR | BCLR | f,#bit4 | Bit Clear f | 1 | 1 | None |
| | | BCLR | Ws,#bit4 | Bit Clear Ws | 1 | 1 | None |
| 6 | BRA | BRA | C,Expr | Branch if Carry | 1 | 1 (2) | None |
| | | BRA | GE,Expr | Branch if greater than or equal | 1 | 1 (2) | None |
| | | BRA | GEU,Expr | Branch if unsigned greater than or equal | 1 | 1 (2) | None |
| | | BRA | GT,Expr | Branch if greater than | 1 | 1 (2) | None |
| | | BRA | GTU, Expr | Branch if unsigned greater than | 1 | 1 (2) | None |
| | | BRA | LE,Expr | Branch if less than or equal | 1 | 1 (2) | None |
| | | BRA | LEU,Expr | Branch if unsigned less than or equal | 1 | 1 (2) | None |
| | | BRA | LT,Expr | Branch if less than | 1 | 1 (2) | None |
| | | BRA | LTU, Expr | Branch if unsigned less than | 1 | 1 (2) | None |
| | | BRA | N,Expr | Branch if Negative | 1 | 1 (2) | None |
| | | BRA | NC,Expr | Branch if Not Carry | 1 | 1 (2) | None |
| | | BRA | NN,Expr | Branch if Not Negative | 1 | 1 (2) | None |
| | | BRA | NZ,Expr | Branch if Not Zero | 1 | 1 (2) | None |
| | | BRA | Expr | Branch Unconditionally | 1 | 2 | None |
| | | BRA | Z,Expr | Branch if Zero | 1 | 1 (2) | None |
| | | BRA | Wn | Computed Branch | 1 | 2 | None |
| 7 | BSET | BSET | f,#bit4 | Bit Set f | 1 | 1 | None |
| | | BSET | Ws,#bit4 | Bit Set Ws | 1 | 1 | None |
| 8 | BSW | BSW.C | Ws,Wb | Write C bit to Ws <wb></wb> | 1 | 1 | None |
| | | BSW.Z | Ws,Wb | Write Z bit to Ws <wb></wb> | 1 | 1 | None |
| 9 | BTG | BTG | f,#bit4 | Bit Toggle f | 1 | 1 | None |
| | | BTG | Ws,#bit4 | Bit Toggle Ws | 1 | 1 | None |
| 10 | BTSC | BTSC | f,#bit4 | Bit Test f, Skip if Clear | 1 | 1 (2 or 3) | None |
| | | BTSC | Ws,#bit4 | Bit Test Ws, Skip if Clear | 1 | 1 (2 or 3) | None |
| 11 | BTSS | BTSS | f,#bit4 | Bit Test f, Skip if Set | 1 | 1 (2 or 3) | None |
| | | BTSS | Ws,#bit4 | Bit Test Ws, Skip if Set | 1 | 1 (2 or 3) | None |

TABLE 22-2: INSTRUCTION SET OVERVIEW

© 2009-2012 Microchip Technology Inc.

24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJXXXGPX06A/X08A/X10A electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

| Ambient temperature under bias | 40°C to +125°C |
|---|----------------|
| Storage temperature | 65°C to +160°C |
| Voltage on VDD with respect to Vss | |
| Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾ | |
| Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$ | 0.3V to +5.6V |
| Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾ | 0.3V to 3.6V |
| Maximum current out of Vss pin | |
| Maximum current into Vod pin ⁽²⁾ | 250 mA |
| Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾ | 8 mA |
| Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾ | 15 mA |
| Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾ | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports ⁽²⁾ | 200 mA |

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - **2:** Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
 - Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

| DC CHA | (unless | otherwi | se stated) erature - |) 40°C ≤ [°] | 3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended | | |
|--------------|---------|---|-------------------------|--------------------------|--|----|---|
| Param No. | Min | Typ ⁽¹⁾ | Max | Units | Conditions | | |
| DI60a | licl | Input Low Injection Current | 0 | _ | ₋₅ (5,8) | mA | All pins except VDD, Vss, AVDD, AVss, MCLR, VcAP, SOSCI, SOSCO, and RB11 |
| DI60b | Іісн | Input High Injection Current | 0 | _ | +5 ^(6,7,8) | mA | All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins ⁽⁷⁾ |
| DI60c | ∑ ІІСТ | Total Input Injection Current (sum of all I/O and control pins) | -20 ⁽⁹⁾ | _ | +20 ⁽⁹⁾ | mA | Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \Sigma$ IICT |

TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

PIC24HJXXXGPX06A/X08A/X10A

FIGURE 24-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 24-25: INPUT CAPTURE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | Standard Operati (unless otherwis Operating temper | e stated) ature -40°C ≤ T | . 0V to 3.6V Ā ≤ +85°C Ā ≤ +125°C | for Indus | |
|-----------------------------------|------|---------------------|--|--|--|-----------|----------------------------------|
| Param No. Symbol Characteristi | | | ristic ⁽¹⁾ | Min | Мах | Units | Conditions |
| IC10 | TccL | ICx Input Low Time | No Prescaler | 0.5 Tcy + 20 | _ | ns | |
| | | | With Prescaler | 10 | _ | ns | |
| IC11 | TccH | ICx Input High Time | No Prescaler | 0.5 Tcy + 20 | _ | ns | _ |
| | | | With Prescaler | 10 | _ | ns | |
| IC15 | TccP | ICx Input Period | • | (Tcy + 40)/N | _ | ns | N = prescale value (1, 4, 16) |

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 24-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 24-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
|--------------------|--------|-------------------------------|--|-----|-----|-------|--------------------|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Тур | Max | Units | Conditions | |
| OC10 | TccF | OCx Output Fall Time | — | — | _ | ns | See parameter D032 | |
| OC11 | TccR | OCx Output Rise Time | — | — | — | ns | See parameter D031 | |

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 24-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

| AC CHARACTERISTICS | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | |
|--------------------|-----------------------|--|---|--------------------|-----|-------|--------------------------------------|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Тур ⁽²⁾ | Max | Units | Conditions |
| SP70 | TscP | Maximum SCK Input Frequency | _ | _ | 15 | MHz | See Note 3 |
| SP72 | TscF | SCKx Input Fall Time | — | — | | ns | See parameter DO32 and Note 4 |
| SP73 | TscR | SCKx Input Rise Time | — | _ | _ | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | — | _ | _ | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | — | _ | | ns | See parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | — | 6 | 20 | ns | — |
| SP36 | TdoV2scH, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | _ | | ns | — |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 30 | — | | ns | — |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | _ | _ | ns | — |
| SP50 | TssL2scH, TssL2scL | $\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input | 120 | _ | _ | ns | — |
| SP51 | TssH2doZ | SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾ | 10 | — | 50 | ns | _ |
| SP52 | TscH2ssH TscL2ssH | SSx after SCKx Edge | 1.5 TCY + 40 | — | | ns | See Note 4 |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.


3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

PIC24HJXXXGPX06A/X08A/X10A

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | |
|---------------------------|-------------|----------|-------|------|--|
| Dimensior | MIN | NOM | MAX | | |
| Contact Pitch E | | 0.40 BSC | | | |
| Contact Pad Spacing | C1 | | 13.40 | | |
| Contact Pad Spacing | C2 | | 13.40 | | |
| Contact Pad Width (X100) | X1 | | | 0.20 | |
| Contact Pad Length (X100) | Y1 | | | 1.50 | |
| Distance Between Pads | G | 0.20 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

APPENDIX B: REVISION HISTORY

Revision A (April 2009)

This is the initial released version of the document.

Revision B (October 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1:MAJOR SECTION UPDATES

| Section Name | Update Description |
|--|---|
| "High-Performance, 16-bit Microcontrollers" | Added information on high temperature operation (see "Operating Range: "). |
| Section 10.0 "Power-Saving Features" | Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see Section 10.2.2 "Idle Mode"). |
| Section 11.0 "I/O Ports" | Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ". |
| Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)" | Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS. |
| Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)" | Updated the ADCx block diagram (see Figure 20-1). |
| Section 21.0 "Special Features" | Updated the second paragraph and removed the fourth paragraph in Section 21.1 "Configuration Bits" . |
| | Updated the Device Configuration Register Map (see Table 21-1). |
| Section 24.0 "Electrical Characteristics" | Updated the Absolute Maximum Ratings for high temperature and added Note 4. |
| | Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 24-7). |
| | Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 24-36). |
| | Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 24-12). |
| | Updated the Internal LPRC Accuracy parameters (see Table 24-18 and Table 24-19). |
| | Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 24-40). |
| | Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 24-41). |
| Section 25.0 "High Temperature Electrical Characteristics" | Added new chapter with high temperature specifications. |
| "Product Identification System" | Added the "H" definition for high temperature. |