

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp306a-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued) 100-Pin TQFP Pins are up to 5V tolerant AN22/CN22/RA6 AN23/CN23/RA7 OC7/CN15/RD6 OC6/CN14/RD5 OC5/CN13/RD4 IC6/CN19/RD13 OC8/CN16/RD7 C1TX/RF1 C1RX/RF0 AN26/RE2 **AN27/RE3** OC4/RD3 AN28/RE4 AN24/REC IC5/RD12 AN25/RE OC3/RD2 OC2/RD1 VCAP⁽¹⁾ RG13 RG12 RG14 RG1 RGO VDD 75 Vss RG15 74 PGEC2/SOSCO/T1CK/CN0/RC14 VDD 2 73 PGED2/SOSCI/CN1/RC13 AN29/RE5 3 72 OC1/RD0 AN30/RE6 IC4/RD11 71 AN31/RE7 5 70 IC3/RD10 AN16/T2CK/T7CK/RC1 6 69 IC2/RD9 AN17/T3CK/T6CK/RC2 68 IC1/RD8 AN18/T4CK/T9CK/RC3 8 AN19/T5CK/T8CK/RC4 67 INT4/RA15 - 9 SCK2/CN8/RG6 10 66 INT3/RA14 SDI2/CN9/RG7 11 65 Vss SDO2/CN10/RG8 OSC2/CLKO/RC15 12 64 MCLR OSC1/CLKIN/RC12 13 63 PIC24HJ64GP510A SS2/CN11/RG9 14 62 Vdd PIC24HJ128GP510A Vss 15 61 TDO/RA5 VDD 16 60 TDI/RA4 TMS/RA0 17 59 SDA2/RA3 AN20/INT1/RA12 118 58 SCL2/RA2 AN21/INT2/RA13 19 57 SCL1/RG2 AN5/CN7/RB5 20 56 SDA1/RG3 AN4/CN6/RB4 21 55 SCK1/INT0/RF6 AN3/CN5/RB3 ____22 54 SDI1/RF7 AN2/SS1/CN4/RB2 23 53 SDO1/RF8 PGEC3/AN1/CN3/RB1 24 52 U1RX/RF2 PGED3/AN0/CN2/RB0 25 U1TX/RF3 51 50< TCK/RA1 U2RTS/RF13 U2CTS/RF12 AN12/RB12 [AN13/RB13 [AN14/RB14 [U2RX/CN17/RF4 U2TX/CN18/RF5 AVSS AN8/RB8 [AN9/RB9 [AN10/RB10 [AN11/RB11 [AVDD VREF-/RA9 VREF+/RA10 ۵ Vss VDD IC7/U1CTS/CN20/RD14 IC8/U1RTS/CN21/RD15 PGEC1/AN6/OCFA/RB6 PGED1/AN7/RB7 Vss AN15/OCFB/CN12/RB15 Note 1: Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.

TADLL 4-2	J. LU								TOKFI	CZ411JZ.								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E		See definit				tion when WIN = x											
C2BUFPNT1	0520		F3BF	P<3:0>			F2BF	><3:0>			F1BF	?<3:0>			F0BF	P<3:0>		0000
C2BUFPNT2	0522		F7BF	P<3:0>			F6BF	><3:0>			F5BF	?<3:0>			F4BF	P<3:0>		0000
C2BUFPNT3	0524		F12BP<3:0> F10BP<3:0>				F9BF	P<3:0>			F8BF	P<3:0>		0000				
C2BUFPNT4	0526		F15BP<3:0> F14BP<3:0>				F13BI	P<3:0>			F12B	P<3:0>		0000				
C2RXM0SID	0530		SID<10:3>					SID<2:0>		—	MIDE	—	EID<'	17:16>	xxxx			
C2RXM0EID	0532		EID<15:8>						EID<7	7:0>				xxxx				
C2RXM1SID	0534				SID	<10:3>					SID<2:0>		_	MIDE	—	EID<'	17:16>	xxxx
C2RXM1EID	0536				EID≪	<15:8>							EID<7	7:0>				xxxx
C2RXM2SID	0538				SID	<10:3>					SID<2:0>		_	MIDE	—	EID<'	17:16>	xxxx
C2RXM2EID	053A		EID<15:8>								EID<7	7:0>				xxxx		
C2RXF0SID	0540		SID<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx			
C2RXF0EID	0542		EID<15:8>				EID<7			7:0>			xxxx					
C2RXF1SID	0544		SID<10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	xxxx			
C2RXF1EID	0546				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF2SID	0548				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<'	17:16>	xxxx
C2RXF2EID	054A				EID≺	<15:8>				EID<7:0>						xxxx		
C2RXF3SID	054C				SID	<10:3>				SID<2:0> — EXIDE			—	EID<'	17:16>	xxxx		
C2RXF3EID	054E				EID≤	<15:8>				EID<7:0>						xxxx		
C2RXF4SID	0550				SID	<10:3>				SID<2:0> — EXIDE			—	EID<	17:16>	xxxx		
C2RXF4EID	0552				EID	<15:8>				EID<7:0>					xxxx			
C2RXF5SID	0554				SID	<10:3>				SID<2:0> — EXIDE —				EID<	17:16>	xxxx		
C2RXF5EID	0556				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF6SID	0558				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF6EID	055A				EID≤	<15:8>							EID<7	7:0>				xxxx
C2RXF7SID	055C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF7EID	055E				EID≺	<15:8>							EID<7	7:0>				xxxx
C2RXF8SID	0560		SID<10:3>				SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx				
C2RXF8EID	0562		EID<15:8>						EID<7	7:0>				xxxx				
C2RXF9SID	0564		SID<10:3>				SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx				
C2RXF9EID	0566				EID	<15:8>				EID<7:0>					xxxx			
C2RXF10SID	0568				SID	<10:3>					SID<2:0>		_	EXIDE	_	EID<	17:16>	xxxx
C2RXF10EID	056A				EID≺	<15:8>							EID<7	7:0>				xxxx
C2RXF11SID	056C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR PIC24HJ256GP610A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

NOTES:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		_	_	_	_	_	_		
bit 15					•	•	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF			
bit 7					•		bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown		
bit 15-8	Unimplemen	ted: Read as '	0'						
bit 7	C2TXIF: ECA	N2 Transmit D	ata Request I	nterrupt Flag S	Status bit				
	1 = Interrupt r	request has occ	curred						
	0 = Interrupt r	request has not	t occurred						
bit 6	C1TXIF: ECA	N1 Transmit D	ata Request I	nterrupt Flag S	Status bit				
	1 = Interrupt r	request has occ	curred						
		request has not	t occurred						
bit 5	DMA7IF: DM	A Channel 7 Da	ata Transfer (Complete Interr	rupt Flag Status	bit			
	\perp = Interrupt r	request has occ	currea t occurred						
hit 4		A Channel 6 D	ata Transfer (Complete Interr	unt Flag Status	hit			
bit 4	1 = Interrupt r	request has occ	curred		upt i lug otatus	bit			
	0 = Interrupt r	request has not	toccurred						
bit 3	Unimplemen	ted: Read as '	0'						
bit 2	U2EIF: UART	U2EIF: UART2 Error Interrupt Flag Status bit							
	1 = Interrupt r	request has occ	curred						
	0 = Interrupt r	request has not	t occurred						
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit					
	1 = Interrupt r	request has occ	curred						
	0 = Interrupt r	request has not	t occurred						
bit 0	Unimplemen	Unimplemented: Read as '0'							

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 7-10:	IEC0: INTERRUPT ENABLE CONTROL REGISTER 0
----------------	---

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE
bit 7							bit 0
Logondy							
R = Readabl	le hit	W = Writable	bit	= Inimpler	nented hit rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	IOWN
				e Bitleele	alou		
bit 15	Unimplemer	nted: Read as	ʻ0'				
bit 14	DMA1IE: DM	IA Channel 1 E)ata Transfer (Complete Interr	upt Enable bit		
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not en	abled				
bit 13	AD1IE: ADC	1 Conversion (Complete Inter	rupt Enable bit			
	0 = Interrupt	request enable	abled				
bit 12	U1TXIE: UA	RT1 Transmitte	r Interrupt Ena	able bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not en	abled				
bit 11	U1RXIE: UA	RT1 Receiver I	nterrupt Enab	le bit			
	1 = Interrupt 0 = Interrupt	request enable	abled				
bit 10	SPI1IE: SPI1	Event Interrup	ot Enable bit				
	1 = Interrupt	request enable	ed				
	0 = Interrupt	request not en	abled				
bit 9	SPI1EIE: SP	11 Error Interru	pt Enable bit				
	$\perp = Interrupt$ 0 = Interrupt	request enable	a abled				
bit 8	T3IE: Timer3	Interrupt Enat	ole bit				
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not en	abled				
bit 7	T2IE: Timer2	Interrupt Enat	ole bit				
	0 = Interrupt	request enable	abled				
bit 6	OC2IE: Outp	out Compare Cl	nannel 2 Interr	upt Enable bit			
	1 = Interrupt	request enable	ed				
	0 = Interrupt	request not en	abled				
bit 5	IC2IE: Input	Capture Chanr	el 2 Interrupt	Enable bit			
	1 = Interrupt 0 = Interrupt	request enable	ed abled				
bit 4	DMA0IE: DM	1A Channel 0 E)ata Transfer (Complete Interr	upt Enable bit		
	1 = Interrupt	request enable	ed				
	0 = Interrupt	request not en	abled				
bit 3	T1IE: Timer1	Interrupt Enat	ole bit				
	$\perp = interrupt$ 0 = Interrupt	request enable	u abled				

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 1 C1MD: ECAN1 Module Disable bit 1 = ECAN1 module is disabled
 - 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit⁽¹⁾
 - 1 = ADC1 module is disabled
 - 0 = ADC1 module is enabled
- **Note 1:** PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.



NOTES:

REGISTER 19-4: CIFCTRL: ECAN™ MODULE FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
	DMABS<2:0>		—	—	—	_	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
FSA								
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'		
-n = Value at POR '1' = Bit is				'0' = Bit is cle	ared	x = Bit is unki	nown	
	111 = Reserved; do not use 110 = 32 buffers in DMA RAM 101 = 24 buffers in DMA RAM 100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM 000 = 4 buffers in DMA RAM							
Dit 12-5	Unimpleme	nted: Read as ()' 	- : 4 -				
טונ 4-ט	• • • • • • • • • • • • • •	B1 buffer B1 buffer B1 buffer B0 buffer	with Butter t	ວແຮ				

REGISTER 19-14: CIBUFPNT3: ECAN™ MODULE FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11B	P<3:0>			F10E	3P<3:0>	
bit 15							bit 8
_	_	_	_			_	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BF	P<3:0>			F8B	P<3:0>	
bit 7							bit 0
Logond:							
R = Readable	a bit	\// = \//ritable	hit	II – Unimplen	ponted hit rea	ad as 'O'	
R = Readable bit		(1' - Dit is set	DIL	0' - Onimpien	arod	u as u	
-II = value at	PUR				areu		IOWII
bit 15-12	F11BP<3:0> 1111 = Filte 1110 = Filte • • • 0001 = Filte	RX Buffer Wri r hits received ir r hits received ir r hits received ir	tten when Fil n RX FIFO bu n RX Buffer 1 n RX Buffer 1	ter 11 Hits bits ıffer 4			
	0000 = Filte	r hits received ir	n RX Buffer 0	I			
bit 11-8	F10BP<3:02 1111 = Filte 1110 = Filte	RX Buffer Wri r hits received ir r hits received ir r hits received ir	tten when Fil n RX FIFO bu n RX Buffer 1	ter 10 Hits bits ıffer 4			
	0000 = Filte	r hits received in	n RX Buffer 0	I			
bit 7-4	F9BP<3:0>: 1111 = Filte 1110 = Filte • •	RX Buffer Writt r hits received ir r hits received ir	en when Filte n RX FIFO bu n RX Buffer 1	er 9 Hits bits ıffer 4			
	0001 = Filte 0000 = Filte	r nits received in r hits received in	ו RX Buffer 1 RX Buffer 0	1			
bit 3-0	F8BP<3:0>: 1111 = Filte 1110 = Filte	RX Buffer Writt r hits received ir r hits received ir	en when Filte n RX FIFO bu n RX Buffer 1	er 8 Hits bits ıffer 4			
	0001 = Filte 0000 = Filte	r hits received ir r hits received ir	n RX Buffer 1 n RX Buffer 0	1			

REGISTER 19-18: CiFMSKSEL1: ECAN™ MODULE FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F7MS	K<1:0>	F6MSK	<1:0>	F5MS	SK<1:0>	F4MSK<	:1:0>	
bit 15							bit 8	
	=				=			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
F3MS	K<1:0>	F2MSK	<1:0>	F1MS	5K<1:0>	FUMSK<	:1:0>	
							DILU	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimpler	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknow	wn	
bit 15-14	F7MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 7 b sters contair sters contair sters contair	it i mask i mask i mask				
bit 13-12	bit 13-12 F6MSK<1:0>: Mask Source for Filter 6 bit 11 = Reserved; do not use 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask							
bit 11-10	F5MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 5 b sters contair sters contair sters contair	t 1 mask 1 mask 1 mask				
bit 9-8	F4MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 4 b sters contair sters contair sters contair	it i mask i mask i mask				
bit 7-6	F3MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 3 b sters contair sters contair sters contair	t 1 mask 1 mask 1 mask				
bit 5-4	F2MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 2 b sters contair sters contair sters contair	it n mask n mask n mask				
bit 3-2	F1MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 1 b sters contair sters contair sters contair	t 1 mask 1 mask 1 mask				
bit 1-0	F0MSK<1:0> 11 = Reserver 10 = Acceptar 01 = Acceptar 00 = Acceptar	: Mask Source d; do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg	for Filter 0 b sters contair sters contair sters contair	it i mask i mask i mask				

21.0 SPECIAL FEATURES

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "CodeGuard™ Security" 23. (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC24HJXXXGPX06A/X08A/X10A devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming™ (ICSP™) programming capability
- In-Circuit Emulation

Address Name Bit 7 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 6 Bit 5 RBS<1:0> BSS<2:0> BWRP 0xF80000 FBS SSS<2:0> 0xF80002 FSS RSS<1:0> SWRP 0xF80004 FGS GSS<1:0> GWRP 0xF80006 FOSCSEL Reserved⁽²⁾ FNOSC<2:0> **IESO** 0xF80008 FOSC FCKSM<1:0> OSCIOFNC POSCMD<1:0> ____ PLLKEN(3) WDTPOST<3:0> 0xF8000A FWDT FWDTEN WINDIS **WDTPRE** Reserved⁽⁴⁾ 0xF8000C FPOR FPWRT<2:0> ____ Reserved⁽¹⁾ 0xF8000E FICD **JTAGEN** ICS<1:0> 0xF80010 FUID0 User Unit ID Byte 0 0xF80012 FUID1 User Unit ID Byte 1 0xF80014 FUID2 User Unit ID Byte 2 0xF80016 FUID3 User Unit ID Byte 3

TABLE 21-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bits, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed as '1'.

- 2: When read, this bit returns the current programmed value.
- **3:** This bit is unimplemented on PIC24HJ64GPX06A/X08A/X10A and PIC24HJ128GPX06A/X08A/X10A devices and reads as '0'.
- 4: These bits are reserved and always read as '1'.

21.1 Configuration Bits

PIC24HJXXXGPX06A/X08A/X10A devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194) of the *"dsPIC33F/PIC24H Family Reference Manual"*, for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 21-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 21-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

24.2 AC Characteristics and Timing Parameters

This section defines PIC24HJXXXGPX06A/X08A/ X10A AC characteristics and timing parameters.

TABLE 24-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended
	Operating voltage VDD range as described in Table 24-1.

FIGURE 24-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 24-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—		400	pF	In I ² C™ mode

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

BSC: Basic Dimension. Theoretically exact value shown without tolerar

Revision C (March 2011)

This revision includes typographical and formatting changes throughout the data sheet text. In addition, all occurrences of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE B-2:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-Bit Microcontrollers"	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-6): • TMR1 • TMR2 • TMR3 • TMR4 • TMR5 • TMR6 • TMR7
	• TMR8 • TMR9
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1). Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3). Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagram (see Figure 20-1).
Section 21.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 21.1 "Configuration Bits" .
	Added the column "RTSP Effects" to the Configuration Bits Descriptions (see Table 21-2).