

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 40 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 53 |
| Program Memory Size | 128KB (43K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K × 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 18x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-VFQFN Exposed Pad |
| Supplier Device Package | 64-VQFN (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp306at-i-mr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



Pin Diagrams (Continued)



Table of Contents

| PIC24 | H Product Families | 2 |
|-------|--|-----|
| 1.0 | Device Overview | 15 |
| 2.0 | Guidelines for Getting Started with 16-Bit Microcontrollers | 19 |
| 3.0 | CPU | 23 |
| 4.0 | Memory Organization | 29 |
| 5.0 | Flash Program Memory | 59 |
| 6.0 | Reset | 65 |
| 7.0 | Interrupt Controller | 69 |
| 8.0 | Direct Memory Access (DMA) | 113 |
| 9.0 | Oscillator Configuration | 123 |
| 10.0 | Power-Saving Features | 133 |
| 11.0 | I/O Ports | 141 |
| 12.0 | Timer1 | 145 |
| 13.0 | Timer2/3, Timer4/5, Timer6/7 and Timer8/9 | 147 |
| 14.0 | Input Capture | 153 |
| 15.0 | Output Compare | 155 |
| 16.0 | Serial Peripheral Interface (SPI) | 159 |
| 17.0 | Inter-Integrated Circuit™ (I ² C [™]) | 165 |
| 18.0 | Universal Asynchronous Receiver Transmitter (UART) | 173 |
| 19.0 | Enhanced CAN (ECAN™) Module | 179 |
| 20.0 | 10-bit/12-bit Analog-to-Digital Converter (ADC) | 207 |
| 21.0 | Special Features | 221 |
| 22.0 | Instruction Set Summary | 229 |
| 23.0 | Development Support | 237 |
| 24.0 | Electrical Characteristics | |
| 25.0 | High Temperature Electrical Characteristics | |
| 26.0 | DC and AC Device Characteristics Graphs | 297 |
| 27.0 | Packaging Information | 301 |
| Apper | ndix A: Migrating from PIC24HJXXXGPX06/X08/X10 Devices to PIC24HJXXXGPX06A/X08A/X10A Devices | 311 |
| Apper | ndix B: Revision History | 312 |
| Index | | 317 |
| The N | licrochip Web Site | 321 |
| Custo | mer Change Notification Service | 321 |
| Custo | mer Support | 321 |
| Reade | er Response | 322 |
| Produ | ct Identification System | 323 |

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Data Memory" (DS70202) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The PIC24HJXXXGPX06A/X08A/X10A architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24HJXXXGPX06A/X08A/X10A devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.4** "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24HJXXXGPX06A/X08A/ X10A family of devices are shown in Figure 4-1.

| | PIC24HJ64XXXXXA | PIC24HJ128XXXXXA | PIC24HJ256XXXXXA | |
|---------------|--|------------------------|------------------------|----------------------|
| Ā | GOTO Instruction | GOTO Instruction | GOTO Instruction | 0x000000 |
| T | Reset Address | Reset Address | Reset Address | - 0x000002 |
| | Interrupt Vector Table | Interrupt Vector Table | Interrupt Vector Table | 0x0000FF |
| | Reserved | Reserved | Reserved | 0x000100 |
| | Alternate Vector Table | Alternate Vector Table | Alternate Vector Table | 0x000104 0x0001FE |
| Space | User Program Flash Memory (22K instructions) | User Program | User Program | 0x000200 |
| ory S | | (44K instructions) | (88K instructions) | UXUUACUU |
| Mem | | | | 0x0157FE |
| Jser | Unimplemented | | | 00010000 |
| | (Read '0's) | Unimplemented | | |
| | | (Read '0's) | | 0x02ABFE 0x02AC00 |
| | | | Inimplemented | 0,02,1000 |
| | | | (Read (0'a) | |
| Ļ | | | (Read 0 S) | 0 |
| | | | + | 0x800000 |
| Space | Reserved | Reserved | Reserved | |
| nory | Device Configuration | Device Configuration | Device Configuration | 0xF7FFFE 0xF80000 |
| Mer | Registers | Registers | Registers | 0xF80017 0xF80010 |
| Configuration | Reserved | Reserved | Reserved | |
| | DEVID (2) | DEVID (2) | DEVID (2) | 0xFEFFFE 0xFF0000 |

FIGURE 4-1: PROGRAM MEMORY MAP FOR PIC24HJXXXGPX06A/X08A/X10A FAMILY DEVICES

| Addressing Mode | Description |
|--|--|
| File Register Direct | The address of the file register is specified explicitly. |
| Register Direct | The contents of a register are accessed directly. |
| Register Indirect | The contents of Wn forms the EA. |
| Register Indirect Post-Modified | The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value. |
| Register Indirect Pre-Modified | Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA. |
| Register Indirect with Register Offset | The sum of Wn and Wb forms the EA. |
| Register Indirect with Literal Offset | The sum of Wn and a literal forms the EA. |

TABLE 4-34: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

| Note: | Not all instructions support all the |
|-------|---------------------------------------|
| | Addressing modes given above. |
| | Individual instructions may support |
| | different subsets of these Addressing |
| | modes. |

4.3.4 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24HJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

FIGURE 4-6: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the page (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - Perform a dummy table write operation (TBLWTL) to any address within the page that needs to be erased.
 - d) Write 0x55 to NVMKEY.
 - e) Write 0xAA to NVMKEY.
 - f) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

| ; Set up NVMCON for block erase opera | tion |
|---------------------------------------|--|
| MOV #0x4042, W0 | ; |
| MOV W0, NVMCON | ; Initialize NVMCON |
| ; Init pointer to row to be ERASED | |
| MOV #tblpage(PROG_ADDR), W | 0 ; |
| MOV W0, TBLPAG | ; Initialize PM Page Boundary SFR |
| MOV #tbloffset(PROG_ADDR), | W0 ; Initialize in-page EA<15:0> pointer |
| TBLWTL W0, [W0] | ; Set base address of erase block |
| DISI #5 | ; Block all interrupts with priority <7 |
| | ; for next 5 instructions |
| MOV #0x55, W0 | |
| MOV W0, NVMKEY | ; Write the 55 key |
| MOV #0xAA, W1 | ; |
| MOV W1, NVMKEY | ; Write the AA key |
| BSET NVMCON, #WR | ; Start the erase sequence |
| NOP | ; Insert two NOPs after the erase |
| NOP | ; command is asserted |
| | |

Note: A program memory page erase operation is set up by performing a dummy table write (TBLWTL) operation to any address within the page. This methodology is different from the page erase operation on dsPIC30F/33F devices in which the erase page was selected using a dedicated pair of registers (NVMADRU and NVMADR).

| Reset Type | Clock Source | Clock Source SYSRST Delay | | FSCM Delay | See Notes |
|-----------------|---------------|---------------------------|--------------|---------------|------------------|
| POR | EC, FRC, LPRC | TPOR + TSTARTUP + TRST | — | | 1, 2, 3 |
| | ECPLL, FRCPLL | TPOR + TSTARTUP + TRST | TLOCK | TFSCM | 1, 2, 3, 5, 6 |
| | XT, HS, SOSC | TPOR + TSTARTUP + TRST | Tost | TFSCM | 1, 2, 3, 4, 6 |
| | XTPLL, HSPLL | Tpor + Tstartup + Trst | Tost + Tlock | TFSCM | 1, 2, 3, 4, 5, 6 |
| MCLR | Any Clock | TRST | — | _ | 3 |
| WDT | Any Clock | Trst | — | _ | 3 |
| Software | Any clock | Trst | — | - | 3 |
| Illegal Opcode | Any Clock | Trst | — | - | 3 |
| Uninitialized W | Any Clock | Trst | | | 3 |
| Trap Conflict | Any Clock | TRST | | _ | 3 |

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μs nominal).

2: TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.

- 3: TRST = Internal state Reset time (20 μs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time (20 μ s nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the Reset signal is released:

- · The oscillator circuit has not begun to oscillate
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used)
- The PLL has not achieved a lock (if PLL is used)

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when the Reset signal is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

| bit 2 | OC1IF: Output Compare Channel 1 Interrupt Flag Status bit |
|-------|---|
| | Interrupt request has occurred |
| | 0 = Interrupt request has not occurred |
| bit 1 | IC1IF: Input Capture Channel 1 Interrupt Flag Status bit |
| | 1 = Interrupt request has occurred |
| | 0 = Interrupt request has not occurred |
| bit 0 | INTOIF: External Interrupt 0 Flag Status bit |
| | 1 = Interrupt request has occurred |
| | 0 = Interrupt request has not occurred |

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

| R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | | |
|-----------------|---|--------------------|-----------------|--------------------|------------------|-----------------|--------|--|--|
| PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | R/C-0 | | |
| XWCOL7 | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3 | XWCOL2 | XWCOL1 | XWCOL0 | | |
| bit 7 | | | | | | | bit 0 | | |
| Legend: | | C = Clear onl | y bit | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | | |
| | | | | | | | | | |
| bit 15 | PWCOL7: Ch | nannel 7 Periph | neral Write Col | llision Flag bit | | | | | |
| | 1 = Write colli | ision detected | | | | | | | |
| | 0 = No write c | | ea | | | | | | |
| DIT 14 | | iannel 6 Peripr | ieral write Col | llision Flag bit | | | | | |
| | 1 = No write com | collision detected | ed | | | | | | |
| bit 13 | PWCOL5: Ch | nannel 5 Periot | eral Write Col | llision Flag bit | | | | | |
| | 1 = Write colli | ision detected | | lieieir i leig sit | | | | | |
| | 0 = No write o | collision detect | ed | | | | | | |
| bit 12 | PWCOL4: Ch | nannel 4 Periph | neral Write Col | llision Flag bit | | | | | |
| | 1 = Write collision detected | | | | | | | | |
| | 0 = No write o | collision detect | ed | | | | | | |
| bit 11 | PWCOL3: Ch | nannel 3 Periph | neral Write Col | llision Flag bit | | | | | |
| | 1 = Write colli | ision detected | 1 | | | | | | |
| | 0 = No write c | collision detect | ed | | | | | | |
| bit 10 | PWCOL2: Channel 2 Peripheral Write Collision Flag bit | | | | | | | | |
| | 1 = Write collision detected | | | | | | | | |
| hit 9 | | annel 1 Perint | oeral Write Col | llision Elag bit | | | | | |
| bit 5 | 1 = Write colli | ision detected | | insion riag bit | | | | | |
| | 0 = No write c | collision detect | ed | | | | | | |
| bit 8 | PWCOL0: Ch | nannel 0 Periph | neral Write Col | llision Flag bit | | | | | |
| | 1 = Write collision detected | | | | | | | | |
| | 0 = No write o | collision detect | ed | | | | | | |
| bit 7 | XWCOL7: Ch | nannel 7 DMA | RAM Write Co | llision Flag bit | | | | | |
| | 1 = Write colli | ision detected | | | | | | | |
| | 0 = No write c | collision detect | ed | | | | | | |
| bit 6 | XWCOL6: Ch | nannel 6 DMA | RAM Write Co | Illision Flag bit | | | | | |
| | \perp = vvrite colli 0 = No write c | ision detected | ₽d | | | | | | |
| hit 5 | | annel 5 DMA | RAM Write Co | Illision Flag bit | | | | | |
| Sit U | 1 = Write colli | ision detected | | nision i lag bit | | | | | |
| | 0 = No write com | collision detect | ed | | | | | | |
| bit 4 | XWCOL4: Ch | nannel 4 DMA | RAM Write Co | llision Flag bit | | | | | |

1 = Write collision detected0 = No write collision detected

| REGISTER 18-2: Uz | xSTA: UARTx STATUS AN | ID CONTROL REGISTER |
|-------------------|-----------------------|---------------------|
|-------------------|-----------------------|---------------------|

| R/M-0 | R/\\/_0 | R/W-0 | U_0 | R/W-0 HC | R/\\/_0 | R-0 | R-1 | |
|---------------------|---|---|---|--|--|--|------------------------------------|--|
| UTXISEI 1 | | | | UTXBRK | | UTXBE | TRMT | |
| bit 15 | UTAIL | OTAIOLLO | | OTABLIC | OTALI | 0 I/(BI | bit 8 | |
| 2.1.10 | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R-1 | R-0 | R-0 | R/C-0 | R-0 | |
| URXISE | L<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | |
| bit 7 | | | | 1 | | L | bit 0 | |
| | | | | | | | | |
| Legend: | | HC = Hardwar | e cleared | | | C = Clear onl | y bit | |
| R = Readable | bit | W = Writable b | bit | U = Unimpler | mented bit, read | as '0' | | |
| -n = Value at P | OR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | iown | |
| bit 15,13 bit 14 | UTXISEL<1:0 11 = Reserve 10 = Interrupt transmit 01 = Interrupt operation 00 = Interrupt at least o UTXINV: Trans If IREN = 0: 1 = UxTX Idle 0 = UxTX Idle 1 = IrDA [®] end 0 = IrDA [®] end | D>: Transmissio d; do not use when a charace buffer becomes when the last of ns are complete when a charace ne character op nsmit Polarity In e state is '0' e state is '1' coded UxTX Idle coded UxTX Idle | n Interrupt M ter is transfe s empty character is s ed ter is transfe ben in the transfe version bit | ode Selection rred to the Trar hifted out of th rred to the Trar nsmit buffer) | bits nsmit Shift Regis e Transmit Shift nsmit Shift Regis | ster, and as a r Register; all tra ster (this implie | esult, the ansmit s there is | |
| bit 12 | Unimplemented: Read as '0' | | | | | | | |
| bit 11 | UTXBRK: Transmit Break bit | | | | | | | |
| bit 10 | 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed UTXEN: Transmit Enable bit⁽¹⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled any pending transmission is aborted and buffer is reset. UxTX pin controlled | | | | | | | |
| | by port. | | | | | | | |
| bit 9 | UTXBF: Trans 1 = Transmit 0 = Transmit | smit Buffer Full buffer is full buffer is not ful | Status bit (re | ad-only) e more characte | er can be writter | ٦ | | |
| bit 8 | TRMT: Transr | nit Shift Registe | er Empty bit (| read-only) | | | | |
| | 1 = Transmit 0 = Transmit | Shift Register is Shift Register i | empty and tr s not empty, a | ransmit buffer is a transmission | s empty (the last is in progress o | transmission h r queued | as completed) | |
| bit 7-6 | 0 = Transmit Shift Register is not empty, a transmission is in progress or queued URXISEL<1:0>: Receive Interrupt Mode Selection bits 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters. | | | | | | | |

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 19-8: CIEC: ECAN™ MODULE TRANSMIT/RECEIVE ERROR COUNT REGISTER

| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
|--|--------------|-----|-----|-------------------|------|-----------------|-------|--|--|
| TERRCNT<7:0> | | | | | | | | | |
| bit 15 | | | | | | | bit 8 | | |
| | | | | | | | | | |
| R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | |
| | RERRCNT<7:0> | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | | |
| -n = Value at POR '1' = Bit is | | | | '0' = Bit is clea | ared | x = Bit is unkn | iown | | |
| | | | | | | | , | | |

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
|--|--|--|---|---|---|--|--|--|--|
| — | — | — | — | — | — | — | | | |
| | | | | | | bit 8 | | | |
| | | | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| /<1:0> | | | BRI | ><5:0> | | | | | |
| | | | | | | bit 0 | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| e bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | | | |
| POR | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | | | |
| | | | | | | | | | |
| Unimplemen | ted: Read as ' | 0' | | | | | | | |
| SJW<1:0>: S | SJW<1:0>: Synchronization Jump Width bits | | | | | | | | |
| 11 = Length i | s 4 x Tq | | | | | | | | |
| 10 = Length i | s 3 x TQ | | | | | | | | |
| 01 = Length i | S 2 X IQ | | | | | | | | |
| | SIXIQ Devel Dete Dree | a a la r bita | | | | | | | |
| bit 5-0 BRP<5:0>: Baud Rate Presca | | | | | | | | | |
| $\bot \bot \bot \bot \bot \bot \bot = 1$ | $Q = 2 \times 64 \times 1/1$ | FCAN | | | | | | | |
| • | | | | | | | | | |
| • | | | | | | | | | |
| • | $\alpha = 2 \times 2 \times 4/\Gamma$ | CAN | | | | | | | |
| 00 0010 = 1 | $Q = 2 \times 3 \times 1/F$ $O = 2 \times 2 \times 1/F$ | | | | | | | | |
| 00 0000 = T | $Q = 2 \times 1 \times 1/F$ | CAN | | | | | | | |
| | U-0 R/W-0 /<1:0> Unimplemen SJW<1:0>: S 11 = Length i 10 = Length i 10 = Length i 00 = Length i BRP<5:0>: E 11 1111 = T 00 0010 = T 00 0001 = T 00 0000 = T | U-0 U-0 $ -$ R/W-0 R/W-0 /<1:0> // bit W = Writable POR '1' = Bit is set Unimplemented: Read as ' SJW SJW<1:0>: Synchronization 11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ 00 = Length is 1 x TQ BRP<5:0>: Baud Rate Press 11 1111 = TQ = 2 x 64 x 1// . .0 00 0010 = TQ = 2 x 3 x 1/F .0 .00 0010 = TQ = 2 x 3 x 1/F .0 .00 0010 = TQ = 2 x 3 x 1/F .0 | U-0U-0U-0R/W-0R/W-0R/W-0/<1:0>//bitW = Writable bitPOR'1' = Bit is setUnimplemented: Read as '0'SJW<1:0>: Synchronization Jump Width11 = Length is 4 x TQ10 = Length is 3 x TQ01 = Length is 2 x TQ00 = Length is 1 x TQBRP<5:0>: Baud Rate Prescaler bits11 1111 = TQ = 2 x 64 x 1/FCAN< | U-0U-0U-0U-0R/W-0R/W-0R/W-0R/W-0/<1:0>BRIPOR'1' = Bit is set'0' = Bit is cleUnimplemented: Read as '0'SJW<1:0>: Synchronization Jump Width bits11 = Length is 4 x TQ10 = Length is 3 x TQ01 = Length is 2 x TQ00 = Length is 1 x TQBRP<5:0>: Baud Rate Prescaler bits11 1111 = TQ = 2 x 64 x 1/FCAN <t< td=""><td>U-0U-0U-0U-0U-0R/W-0R/W-0R/W-0R/W-0R/W-0/<1:0>BRP<5:0>/<1' = Bit is set</td>'0' = Bit is clearedUnimplemented: Read as '0'SJW<1:0>: Synchronization Jump Width bits11 = Length is 4 x TQ10 = Length is 3 x TQ10 = Length is 2 x TQ00 = Length is 1 x TQBRP<5:0>: Baud Rate Prescaler bits11 1111 = TQ = 2 x 64 x 1/FCAN<t< td=""><td>U-0 U-0 U-0 U-0 U-0 U-0 - - - - - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/S R BRP<5:0> BRP<5:0> Site '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' SJW SJW Sjymetronization Jump Width bits 11 = Length is 4 x Tq 10 = Length is 2 x Tq 00 = Length is 2 x Tq 00 = Length is 1 x Tq BRP BRP Site Site</td></t<></t<> | U-0U-0U-0U-0U-0R/W-0R/W-0R/W-0R/W-0R/W-0/<1:0>BRP<5:0>/<1' = Bit is set | U-0 U-0 U-0 U-0 U-0 U-0 - - - - - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/S R BRP<5:0> BRP<5:0> Site '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' SJW SJW Sjymetronization Jump Width bits 11 = Length is 4 x Tq 10 = Length is 2 x Tq 00 = Length is 2 x Tq 00 = Length is 1 x Tq BRP BRP Site Site | | | |

REGISTER 19-9: CiCFG1: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 1

REGISTER 20-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3,4)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|--------|--------|---------|--------|--------|--------|---------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-0 | R/W-0 | R/W-0 | R/\\/_0 | R/W-0 | R/W-0 | R/W-0 | R/\\/_0 |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15-0 PCFG<31:16>: ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 high port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - **4:** PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.



| AC CHARACTERISTICS | | | Standard Ope (unless other Operating tem | rating Co vise state perature | onditions: 3.0V ed) -40°C ≤ TA ≤ -40°C ≤ TA ≤ | ′ to 3.6V ⊹85°C 1 +125°C 1 | for Industrial for Extended |
|--------------------|---------------|--|--|-------------------------------------|--|---|--------------------------------|
| Param No. | Symbol | Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions |
| OS10 | FIN | External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) | DC | _ | 40 | MHz | EC |
| | | Oscillator Crystal Frequency | 3.5 10 | | 10 40 33 | MHz MHz kHz | XT HS SOSC |
| OS20 | Tosc | Tosc = 1/Fosc | 12.5 | _ | DC | ns | _ |
| OS25 | Тсү | Instruction Cycle Time ⁽²⁾ | 25 | | DC | ns | — |
| OS30 | TosL, TosH | External Clock in (OSC1) High or Low Time | 0.375 x Tosc | _ | 0.625 x Tosc | ns | EC |
| OS31 | TosR, TosF | External Clock in (OSC1) Rise or Fall Time | — | _ | 20 | ns | EC |
| OS40 | TckR | CLKO Rise Time ⁽³⁾ | — | 5.2 | — | ns | — |
| OS41 | TckF | CLKO Fall Time ⁽³⁾ | — | 5.2 | — | ns | — |
| OS42 | Gм | External Oscillator Transconductance ⁽⁴⁾ | 14 | 16 | 18 | mA/V | VDD = 3.3V TA = +25°C |

TABLE 24-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.





| TABLE 24-29: | SPIX MASTER MODE | (HALF-DUPLEX, | TRANSMIT ONLY |) TIMING REQUIREMENTS |
|--------------|------------------|---------------|---------------|-----------------------|
|--------------|------------------|---------------|---------------|-----------------------|

| AC CHARACTERISTICS | | | Standard (unless of Operating | d Operatii otherwise g tempera | ng Condi stated) ature -4 -4 | tions: 3. 0°C ≤ TA 0°C ≤ TA | 0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended |
|--------------------|-----------------------|--|-------------------------------------|--------------------------------------|---------------------------------------|--|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Typ ⁽²⁾ | Max | Units | Conditions |
| SP10 | TscP | Maximum SCK Frequency | — | _ | 15 | MHz | See Note 3 |
| SP20 | TscF | SCKx Output Fall Time | — | — | _ | ns | See parameter DO32 and Note 4 |
| SP21 | TscR | SCKx Output Rise Time | — | — | _ | ns | See parameter DO31 and Note 4 |
| SP30 | TdoF | SDOx Data Output Fall Time | _ | — | _ | ns | See parameter DO32 and Note 4 |
| SP31 | TdoR | SDOx Data Output Rise Time | _ | - | | ns | See parameter DO31 and Note 4 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid after SCKx Edge | _ | 6 | 20 | ns | — |
| SP36 | TdiV2scH, TdiV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | — | — | ns | _ |

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

| AC CHARACTERISTICS | | | Standar (unless Operatir | d Opera otherwing tempe | ting Cor se stated arature | ditions d) -40°C ≤ -40°C ≤ | : 3.0V to 3.6V TA \leq +85°C for Industrial TA \leq +125°C for Extended |
|--------------------|--------|-----------------------------------|---------------------------------------|----------------------------|----------------------------------|-------------------------------------|---|
| Param No. | Symbol | Characteristic | Min. | Тур | Max. | Units | Conditions |
| | | ADC Accuracy (12-bit Mode |) – Meas | uremen | ts with e | xternal | VREF+/VREF- |
| AD20a | Nr | Resolution | 1: | 2 data bi | its | bits | |
| AD21a | INL | Integral Nonlinearity | -2 | _ | +2 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V |
| AD22a | DNL | Differential Nonlinearity | >-1 | _ | <1 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V |
| AD23a | Gerr | Gain Error | — | 3.4 | 10 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V |
| AD24a | EOFF | Offset Error | — | 0.9 | 5 | LSb | Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V |
| AD25a | — | Monotonicity | | | _ | _ | Guaranteed |
| | | ADC Accuracy (12-bit Mode | e) – Meas | uremen | ts with in | nternal | VREF+/VREF- |
| AD20a | Nr | Resolution | 1: | 2 data bi | its | bits | |
| AD21a | INL | Integral Nonlinearity | -2 | — | +2 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD22a | DNL | Differential Nonlinearity | >-1 | — | <1 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD23a | Gerr | Gain Error | — | 10.5 | 20 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD24a | EOFF | Offset Error | — | 3.8 | 10 | LSb | VINL = AVSS = 0V, AVDD = 3.6V |
| AD25a | — | Monotonicity | | | — | | Guaranteed |
| | | Dynamic I | Performa | nce (12 | -bit Mod | e) | |
| AD30a | THD | Total Harmonic Distortion | — | — | -75 | dB | _ |
| AD31a | SINAD | Signal to Noise and Distortion | 68.5 | 69.5 | — | dB | — |
| AD32a | SFDR | Spurious Free Dynamic Range | 80 | | _ | dB | _ |
| AD33a | Fnyq | Input Signal Bandwidth | | | 250 | kHz | — |
| AD34a | ENOB | Effective Number of Bits | 11.09 | 11.3 | — | bits | — |

TABLE 24-40: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽¹⁾

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts (i.e., VIH source > (VDD + 0.3) or VIL source < (VSS - 0.3)).

NOTES:

APPENDIX A: MIGRATING FROM PIC24HJXXXGPX06/ X08/X10 DEVICES TO PIC24HJXXXGPX06A/ X08A/X10A DEVICES

The PIC24HJXXXGPX06A/X08A/X10A devices were designed to enhance the PIC24HJXXXGPX06/X08/ X10 families of devices.

In general, the PIC24HJXXXGPX06A/X08A/X10A devices are backward-compatible with PIC24HJXXXGPX06/X08/X10 devices; however, manufacturing differences may cause PIC24HJXXXGPX06A/X08A/X10A devices to behave differently from PIC24HJXXXGPX06/X08/X10 devices. Therefore, complete system test and characterization is recommended if PIC24HJXXXGPX06A/X08A/X10A devices are used to replace PIC24HJXXXGPX06/X08/ X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-345-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.