

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp306at-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	·. •																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	egister 0								xxxx
WREG1	0002								Working Re	egister 1								xxxx
WREG2	0004								Working Re	egister 2								xxxx
WREG3	0006								Working Re	egister 3								xxxx
WREG4	0008								Working Re	egister 4								xxxx
WREG5	000A								Working Re	egister 5								xxxx
WREG6	000C								Working Re	egister 6								xxxx
WREG7	000E								Working Re	egister 7								xxxx
WREG8	0010								Working Re	egister 8								xxxx
WREG9	0012								Working Re	egister 9								xxxx
WREG10	0014								Working Re	gister 10								xxxx
WREG11	0016		Working Register 11 x2							xxxx								
WREG12	0018								Working Re	gister 12								xxxx
WREG13	001A								Working Re	gister 13								xxxx
WREG14	001C								Working Re	gister 14								xxxx
WREG15	001E								Working Re	gister 15								0800
SPLIM	0020							Sta	ck Pointer Li	mit Register	-							xxxx
PCL	002E							Program	n Counter Lo	w Word Reg	gister							0000
PCH	0030	_	-	_	_	_	-	—	—			Progra	m Counter	High Byte R	legister			0000
TBLPAG	0032	_	-	—	_	_	-	—	—			Table I	Page Addre	ss Pointer R	Register			0000
PSVPAG	0034	_	-	_	_	_	-	—	—		Progr	am Memory	v Visibility P	age Address	s Pointer R	egister		0000
RCOUNT	0036							Repe	eat Loop Cou	unter Regist	er							xxxx
SR	0042	—	—	—	_	—	—	—	DC		IPL<2:0>		RA	N	OV	Z	С	0000
CORCON	0044	—	—	—	_	—	—	—	—	—	—	—	—	IPL3	PSV	—	—	0000
DISICNT	0052	_	—				-	-	Disable	e Interrupts	Counter R	legister		-		-		xxxx
BSRAM	0750		—				—	—	—	—				—	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752		—	-	—	—	-	—	—	-	—	—	—	-	IW_SSR	IR_SSR	RL_SSR	0000

TABLE 4-1: CPU CORE REGISTERS MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-17: DMA REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								Р	AD<15:0>								0000
DMA5CNT	03C6		—	—	_	_	_					CN	Г<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	—	-	_	_	AMOD)E<1:0>	—	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	—	—	—	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	STA<15:0>								0000
DMA6STB	03CE		STB<15:0> 0000															
DMA6PAD	03D0		PAD<15:0> 0000															
DMA6CNT	03D2		—	—	_	_	_					CN	Г<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD)E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	—	—	—	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	STA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								Р	AD<15:0>								0000
DMA7CNT	03DE		—	—	_	_	_					CN	Г<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_		—	—		LSTCH		•	PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4		•	•	·	•			DS	ADR<15:0>	•	•	•	•	•	•	•	0000
Legend:	end: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.																	

PIC24HJXXXGPX06A/X08A/X10A

TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

																-		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
C1CTRL1	0400	—	—	CSIDL	ABAT	—	R	EQOP<2:0)>	OPI	MODE<2:0	>	—	CANCAP	—	—	WIN	0480
C1CTRL2	0402	—	—	_	—	_	_	—	—	_	—	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	_	_		F	FILHIT<4:0>			_				CODE<6:0>	>			0000
C1FCTRL	0406	0	DMABS<2:0)>	—	—		—	—	_	—	-			FSA<4:0>			0000
C1FIFO	0408	_	_			FBP<	<5:0>			_	—		FNRB<5:0>			0000		
C1INTF	040A	_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	_	_	_	_	—	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E		-		TERRCI	NT<7:0>							RERRCN	IT<7:0>				0000
C1CFG1	0410	_	_	_	_	_	_	_	—	SJW<	1:0>			BRP<	<5:0>			0000
C1CFG2	0412	_	WAKFIL	-	_	_	SE	G2PH<2:0	0>	SEG2PHTS	SAM	S	EG1PH<2	:0>	P	RSEG<2:)>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MS	K<1:0>	F6MS	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK	<1:0>	F2MSI	<<1:0>	F1MSk	<1:0>	F0MS	K<1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSk	<1:0>	F8MS	K<1:0>	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-34: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all instructions support all the
	Addressing modes given above.
	Individual instructions may support
	different subsets of these Addressing
	modes.

4.3.4 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24HJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>				DMA4IP<2:0>	
bit 15					·		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	_	—		OC8IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	T6IP<2:0>: ⊺	imer6 Interrupt	Priority bits				
	111 = Interru	pt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	sabled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	DMA4IP<2:0	>: DMA Chann	iel 4 Data Tra	nsfer Complete	e Interrupt Prior	ity bits	
	111 = Interru	pt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
		pt source is dis	sabled				
bit 7-3	Unimplemen	ted: Read as	0'				
bit 2-0	OC8IP<2:0>:	Output Compa	are Channel 8	3 Interrupt Prior	rity bits		
	111 = Interru	pt is priority 7 (nignest priori	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	sabled				

REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—		U2EIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		U1EIP<2:0>			—	—	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-11	Unimplemen	ted: Read as 'd)'				
bit 10-8	U2EIP<2:0>:	UART2 Error Ir	nterrupt Priori	ty bits			
	111 = Interru	pt is priority 7 (ł	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 7	Unimplemen	ted: Read as 'o)'				
bit 6-4	U1EIP<2:0>:	UART1 Error Ir	nterrupt Priori	ty bits			
	111 = Interru	pt is priority 7 (ł	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 3-0	Unimplemen	ted: Read as 'o)'				

REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C2TXIP<2:0>		_		C1TXIP<2:0>	
bit 15					1		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		DMA7IP<2:0>				DMA6IP<2:0>	
bit 7	•						bit 0
Legend:							
R = Readable	bit	W = Writable t	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	wn
bit 15	Unimpleme	ented: Read as '0	3				
bit 14-12	C2TXIP<2:	0>: ECAN2 Trans	mit Data Red	quest Interrupt	Priority bits		
	111 = Interi	rupt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
	000 = Inter	rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0	,				
bit 10-8	C1TXIP<2:	0>: ECAN1 Trans	mit Data Red	quest Interrupt	Priority bits		
	111 = Interi	rupt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
	000 = Inter i	rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as '0	,				
bit 6-4	DMA7IP<2:	:0>: DMA Channe	el 7 Data Trai	nsfer Complete	e Interrupt Price	ority bits	
	111 = Interi	rupt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
	000 = Interi	rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as '0	,				
bit 2-0	DMA6IP<2:	:0>: DMA Channe	el 6 Data Trai	nsfer Complete	e Interrupt Price	ority bits	
	111 = Interi	rupt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
	001 = Interi	rupt is priority 1					
	000 = Interi	rupt source is disa	abled				

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INTO	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 19 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

EQUATION 9-3:

XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: PIC24HJXXXGPX06A/X08A/X10A PLL BLOCK DIAGRAM



TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	—
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	-
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.



14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
		ICSIDL		_	_		
bit 15							bit 8
							
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 15-14	Unimplement	ted: Read as '	כ'				
bit 13	ICSIDL: Input	Capture Modu	ile Stop in Idle	e Control bit			
	1 = Input capt	ure module wil	I halt in CPU	Idle mode	l Idla mada		
bit 12 9		ted: Pood as '	' continue to c				
bit 7		Conture Timer	Soloct hite(1)				
	1 = TMR2 cor	tents are cant	ured on cantu	re event			
	0 = TMR3 cor	itents are capt	ured on captu	re event			
bit 6-5	ICI<1:0>: Sele	ect Number of	Captures per	Interrupt bits			
	11 = Interrupt	on every fourt	h capture eve	nt			
	10 = Interrupt	on every third	capture even	t vent			
	00 = Interrupt	on every capt	ure event	CIIL			
bit 4	ICOV: Input C	apture Overflo	w Status Flag	bit (read-only))		
	1 = Input capt	ure overflow o	ccurred				
	0 = No input c	apture overflow	w occurred				
bit 3	ICBNE: Input	Capture Buffe	Empty Status	s bit (read-only	') 		
	1 = Input capt 0 = Input capt	ure buffer is no ure buffer is er	ot empty, at le npty	ast one more o	capture value c	an be read	
bit 2-0	ICM<2:0>: Inp	out Capture Mo	de Select bits	6			
	111 = Input ca	apture function	s as interrupt	pin only when	device is in Sle	eep or Idle mode	e
	(Rising	edge detect o	nly, all other o	control bits are	not applicable.)	
	101 = Capture	e mode, everv	16th risina ed	ae			
	100 = Capture	e mode, every	4th rising edg	e			
	011 = Capture	e mode, every	rising edge				
	010 = Capture 001 = Capture	e mode, every	edge (rising a	nd falling)			
	(ICI<1:	0> bits do not	control interru	pt generation	for this mode.)		
	000 = Input ca	apture module	turned off				

REGISTER 19-26: CiTRmnCON: ECAN[™] MODULE TX/RX BUFFER m CONTROL REGISTER (m = 0.2.4.6: n = 1.3.5.7)

	(11 – 0,2	2, 4 ,0, 11 = 1,3,	5,1)				
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPRI<1:0>	
bit 15							bit 8

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	See Definition for Bits 7-0, Controls Buffer n
bit 7	TXENm: TX/RX Buffer Selection bit
	 1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer
bit 6	TXABTm: Message Aborted bit ⁽¹⁾
	1 = Message was aborted0 = Message completed transmission successfully
bit 5	TXLARBm: Message Lost Arbitration bit ⁽¹⁾
	 1 = Message lost arbitration while being sent 0 = Message did not lose arbitration while being sent
bit 4	TXERRm: Error Detected During Transmission bit ⁽¹⁾
	 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent
bit 3	TXREQm: Message Send Request bit
	Setting this bit to '1' requests sending a message. The bit will automatically clear when the message is successfully sent. Clearing the bit to '0' while set will request a message abort.
bit 2	RTRENm: Auto-Remote Transmit Enable bit
	 1 = When a remote transmit is received, TXREQ will be set 0 = When a remote transmit is received, TXREQ will be unaffected
bit 1-0	TXmPRI<1:0>: Message Transmission Priority bits
	 11 = Highest message priority 10 = High intermediate message priority 01 = Low intermediate message priority 00 = Lowest message priority

Note 1: This bit is cleared when TXREQ is set.

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—			SAMC<4:0>	1)	
bit 15	·						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS<	:7:0> (2)			
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
		o · o					
bit 15	ADRC: ADC	Conversion Clo	ck Source bit				
	1 = ADC inter	rnal RC clock	m clock				
hit 14-13		ited: Read as '(, ,				
bit 12_8		Auto Sample T	ime hite(1)				
511 12-0	11111 = 31 7						
	•						
	•						
	•						
	00001 = 1 IA	VD					
hit 7 0		Analog to Digit		Cleak Salaat b	.:+ ₂ (2)		
DIL 7-0	ADC3<7:0>:	Analog-to-Digita	al Conversion	CIUCK Select L	ms. /		
	•	Reserveu					
	•						
	•						
	01000000 =	Reserved					
	00111111 =	TCY · (ADCS<7	':0> + 1) = 64	• TCY = TAD			
	•	Υ.	,				
	•						
	•						
	00000010 =	TCY · (ADCS<7	′:0> + 1) = 3 ·	Tcy = Tad			
	0000001 =	TCY · (ADCS<7	':0> + 1) = 2 ·	TCY = TAD			
	00000000 =	ICY · (ADCS<7	r:∪> + 1) = 1 ·	ICY = TAD			
Note 1: Thi	is bit only used	if ADxCON1<7 [.]	5> (SSRC<2))>) = 111			
0. Th	ie bit ie net voor		$(\Delta D P C) =$	- , <u>-</u>			

REGISTER 20-3: ADxCON3: ADCx CONTROL REGISTER 3

Bit Field	Register	RTSP Effect	Description
IESO	FOSCSEL	Immediate	Internal External Start-up Option bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Reserved 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	FWDT	Immediate	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid. 0 = Clock switch will not wait for the PLL lock signal.
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •

TABLE 21-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

NOTES:

24.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS
Characteristic	(in Volts)	(in °C)	PIC24HJXXXGPX06A/X08A/X10
—	VBOR-3.6V ⁽¹⁾	-40°C to +85°C	40
_	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	40

TABLE 24-1: OPERATING MIPS VS. VOLTAGE

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 24-11 for the minimum and maximum BOR values.

TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+150	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:	PD	PD PINT + PI/O			W
$I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θja	40	—	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θja	40	—	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θја	40	_	°C/W	1
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θја	28	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.



FIGURE 24-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 24-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARA	CTERISTICS		Standard Operating (unless otherwise s Operating temperate	g Conditions: stated) ure $-40^{\circ}C \le -40^{\circ}C \le 10^{\circ}$	3.0V to 3.6V TA \leq +85°C for TA \leq +125°C for	Industrial or Extended
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP
15 MHz	Table 24-29	—	—	0,1	0,1	0,1
10 MHz	—	Table 24-30	—	1	0,1	1
10 MHz	—	Table 24-31	—	0	0,1	1
15 MHz	—	—	Table 24-32	1	0	0
11 MHz	—	—	Table 24-33	1	1	0
15 MHz	_	_	Table 24-34	0	1	0
11 MHz	_	_	Table 24-35	0	0	0

FIGURE 24-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



TABLE 24-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

			Standard Op	erating	Conditio	ons: 2.4	V to 3.6V		
AC CHA	AC CHARACTERISTICS			Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
	1				-40°	$C \le TA \le$	+125°C for Extended		
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	—	—	15	MHz	See Note 3		
SP72	TscF	SCKx Input Fall Time	—	—		ns	See parameter DO32 and Note 4		
SP73	TscR	SCKx Input Rise Time	—	—		ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	_		ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	—		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4		
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

25.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJXXXGPX06A/X08A/X10A AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in **Section 24.2** "AC **Characteristics and Timing Parameters**", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 24.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 25-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 25-1.

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 25-8: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE B-2: MAJOR SECTION UPDATES (CONTINUED)					
Section Name	Update Description				
Section 24.0 "Electrical Characteristics"	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 24-4).				
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 24-9).				
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 24-18).				

TABLE B-2: MAJOR SECTION UPDATES (CONTINUED)

	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 24-18).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 24-20).
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 24-39).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 24-40).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 24-41).
	Added DMA Read/Write Timing Requirements (see Table 24-44).
Section 25.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 25-2).
	Added Note 3 and updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 25-15).
	Added Note 3 and updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 25-16).