

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp506at-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE 4-17: DMA REGISTER MAP (CONTINUED)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								Р	AD<15:0>								0000
DMA5CNT	03C6		—	—	_	_	_					CN	Г<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	AMODE<1:0> MODE<1:0> 0								0000		
DMA6REQ	03CA	FORCE	—	—	—	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	STA<15:0>								0000
DMA6STB	03CE		STB<15:0> 0000									0000						
DMA6PAD	03D0								Р	AD<15:0>								0000
DMA6CNT	03D2		—	—	_	_	_					CN	Г<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	)E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	—	—	—	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	STA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								Р	AD<15:0>								0000
DMA7CNT	03DE		—	—	_	_	_					CN	Г<9:0>					0000
DMACS0	03E0	PWCOL7	VCOL7 PWCOL6 PWCOL5 PWCOL4 PWCOL3 PWCOL2 PWCOL1 PWCOL0 XWCOL7 XWCOL6 XWCOL5 XWCOL4 XWCOL3 XWCOL2 XWCOL1 XWCOL0 0000															
DMACS1	03E2	_		—	—		LSTCH		•	PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4		•	•	·	•			DS	ADR<15:0>	•	•	•	•	•	•	•	0000
Legend:	=	nimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.																

PIC24HJXXXGPX06A/X08A/X10A

### TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

																-		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
C1CTRL1	0400	—	—	CSIDL	ABAT	—	R	EQOP<2:0	)>	OPI	MODE<2:0	>	—	CANCAP	—	—	WIN	0480
C1CTRL2	0402	—	—	_	—	_	_	—	—	_	—	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	_	_		F	FILHIT<4:0>			_				CODE<6:0>	>			0000
C1FCTRL	0406	0	DMABS<2:0	)>	—	—		—	—	_	—	-			FSA<4:0>			0000
C1FIFO	0408	_	_			FBP<	<5:0>			_	—			FNRB	<5:0>			0000
C1INTF	040A	_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	_	_	_	_	—	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E		-		TERRCI	NT<7:0>							RERRCN	IT<7:0>				0000
C1CFG1	0410	_	_	_	_	_	_	_	—	SJW<	1:0>			BRP<	<5:0>			0000
C1CFG2	0412	_	WAKFIL	-	_	_	SE	G2PH<2:0	0>	SEG2PHTS	SAM	S	EG1PH<2	:0>	P	RSEG<2:	)>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MS	K<1:0>	F6MS	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK	<1:0>	F2MSI	<<1:0>	F1MSk	<1:0>	F0MS	K<1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSk	<1:0>	F8MS	K<1:0>	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

IADLE 4	19.	ECAN	I KEGIS					$\mathbf{IN} = 0 \mathbf{F}$		24ПЈЛЛ	VGE 200	DAISIUF	VOIUAL					
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	e definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CO N	0430	TXEN1	TX ABT1	TX LARB1	TX ERR1	TX REQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TX ABAT0	TX LARB0	TX ERR0	TX REQ0	RTREN0	TX0PF	રા<1:0>	0000
C1TR23CO N	0432	TXEN3	TX ABT3	TX LARB3	TX ERR3	TX REQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TX ABAT2	TX LARB2	TX ERR2	TX REQ2	RTREN2	TX2PF	રા<1:0>	0000
C1TR45CO N	0434	TXEN5	TX ABT5	TX LARB5	TX ERR5	TX REQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TX ABAT4	TX LARB4	TX ERR4	TX REQ4	RTREN4	TX4PF	રા<1:0>	0000
C1TR67CO N	0436	TXEN7	TX ABT7	TX LARB7	TX ERR7	TX REQ7	RTREN7	TX7PF	રા<1:0>	TXEN6	TX ABAT6	TX LARB6	TX ERR6	TX REQ6	RTREN6	TX6PF	२।<1:0>	XXXX
C1RXD	0440								Recieved	Data Word								xxxx
C1TXD	0442		Transmit Data Word xxxx															

### TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

### TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 FOR PIC24HJXXXGP506A/510A/610A DEVICES ONLY

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
	0400- 041E								See definit	ion when V	VIN = x										
C1BUFPNT1	0420		F3BF	°<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000			
C1BUFPNT2	0422		F7BF	°<3:0>			F6BF	D<3:0>			F5BP	<3:0>		F4BP<3:0>				0000			
C1BUFPNT3	0424		F11BI	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000			
C1BUFPNT4	0426		F15BI	><3:0>			F14B	P<3:0>			F13BF	P<3:0>			F12BP	<3:0>		0000			
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		_	MIDE	—	EID<1	7:16>	xxxx			
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				xxxx			
C1RXM1SID	0434		SID<							SID<2:0> — MIDE — EID<17:1					7:16>	xxxx					
C1RXM1EID	0436				EID<	15:8>	5:8>			EID<7:0>							xxxx				
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<1	7:16>	xxxx			
C1RXM2EID	043A				EID<	15:8>	5:8>			EID<7			7:0>				xxxx				
C1RXF0SID	0440		SID<1			10:3>				SID<2:0> — EXIDE — EID<17:16>				SID<2:0> —			— EXIDE — EID<17:1				xxxx
C1RXF0EID	0442	EID<				)442 E		EID<15:8>		EID<15:8>				EID<7:0>				EID<7:0>			xxxx
C1RXF1SID	0444	SID<10			10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx				

© 2009-2012 Microchip Technology Inc.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area. Table 4-35 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

### TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0		PC<22:1>		0				
(Code Execution)			0xxx xxxx >	xxx xx	xx xxxx xxx0					
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>					
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XX	xx xxxx xxxx					
	Configuration	TB	LPAG<7:0>		Data EA<15:0>					
		1	xxx xxxx	XXXX X	xxx xxxx xxxx					
Program Space Visibility	User	0	PSVPAG<7	<b>':0&gt;</b>	Data EA<14:	0> <sup>(1)</sup>				
(Block Remap/Read)		0	XXXX XXXX	2	XXX XXXX XXXX	xxxx				

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

REGISTER 7-6:	IFS1: INTERRUPT FLAG STATUS REGISTER 1
---------------	--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA21IF
bit 15							bit 8
<b></b>							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	—	MI2C1IF	SI2C1IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	U2TXIF: UAF	RT2 Transmitter	Interrupt Fla	g Status bit			
	1 = Interrupt i	request has occ	curred				
	0 = Interrupt i	request has not	occurred				
bit 14	U2RXIF: UAF	RT2 Receiver Ir	nterrupt Flag	Status bit			
	1 = Interrupt i	request has occ request has not	currea t occurred				
bit 13	INT2IF: Exter	nal Interrupt 2	Flag Status b	it			
	1 = Interrupt I	request has occ	curred				
	0 = Interrupt I	request has not	toccurred				
bit 12	T5IF: Timer5	Interrupt Flag S	Status bit				
	1 = Interrupt I	request has occ request has not	curred				
bit 11	T4IF: Timer4	Interrupt Flag S	Status bit				
	1 = Interrupt I	request has occ	curred				
	0 = Interrupt i	request has not	occurred				
bit 10	OC4IF: Outpu	ut Compare Ch	annel 4 Interr	upt Flag Status	s bit		
	1 = Interrupt i 0 = Interrupt i	request has occ request has not	curred t occurred				
bit 9	OC3IF: Outpu	ut Compare Ch	annel 3 Interr	upt Flag Statu	s bit		
	1 = Interrupt I	request has occ	curred				
<b>h</b> # 0		request has not	t occurred	Complete Inte		a hit	
DIL 8	1 = Interrunt u	via Unannei 2 L request has occ		Complete inte	rrupt Flag Statu	IS DIL	
	0 = Interrupt i	request has not	toccurred				
bit 7	IC8IF: Input C	Capture Channe	el 8 Interrupt	Flag Status bit			
	1 = Interrupt i	request has occ	curred				
hit 6		Capture Chappe	occurred	Elaa Status bit			
DIL O	1 = Interrupt i	request has occ	curred	riay Status Dit			
	0 = Interrupt i	request has not	toccurred				
bit 5	AD2IF: ADC2	2 Conversion C	omplete Inter	rupt Flag Statu	ıs bit		
	1 = Interrupt I	request has occ	curred				
hit 4		request has not		:+			
UIL 4		request has one	riay status D curred	IL			
	0 = Interrupt i	request has not	occurred				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_	_	_	_	_
bit 15					•	•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	
bit 7					•		bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7	C2TXIF: ECA	N2 Transmit D	ata Request I	nterrupt Flag S	Status bit		
	1 = Interrupt r	request has occ	curred				
	0 = Interrupt r	request has not	t occurred				
bit 6	C1TXIF: ECA	N1 Transmit D	ata Request I	nterrupt Flag S	Status bit		
	1 = Interrupt r	request has occ	curred				
		request has not	t occurred				
bit 5	DMA7IF: DM	A Channel 7 Da	ata Transfer (	Complete Interr	rupt Flag Status	bit	
	$\perp$ = Interrupt r	request has occ	currea t occurred				
hit 4		A Channel 6 D	ata Transfer (	Complete Interr	unt Flag Status	hit	
bit 4	1 = Interrupt r	request has occ	curred		upt i lug otatus	bit	
	0 = Interrupt r	request has not	toccurred				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	<b>U2EIF:</b> UART	2 Error Interru	pt Flag Status	bit			
	1 = Interrupt r	request has occ	curred				
	0 = Interrupt r	request has not	t occurred				
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit			
	1 = Interrupt r	request has occ	curred				
	0 = Interrupt r	request has not	t occurred				
bit 0	Unimplemen	ted: Read as '	0'				

### REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

### REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

r							,
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI1EIP<2:0>				T3IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
							J
bit 15	Unimplem	ented: Read as '	)'				
bit 14-12	U1RXIP<2	:0>: UART1 Rece	iver Interrupt	Priority bits			
	111 = Inter	rrupt is priority 7 (I	niahest priori	tv interrupt)			
	•	-FF2 (	<b>J</b>	- <b>J</b>			
	•						
	• 001 - Intor	rupt is priority 1					
	001 = Inter	rrupt is priority i	abled				
bit 11	Unimplem	ented: Read as '	)'				
bit 10-8	SPI1IP<2:0	0>: SPI1 Event Int	errupt Priorit	v bits			
	111 = Inter	rrupt is priority 7 (I	niahest priori	tv interrupt)			
	•			·) ······			
	•						
	• 001 - Intor	rupt is priority 1					
	001 - Inter	rrupt is priority i rrupt source is dis	abled				
bit 7	Unimplem	ented: Read as '	)'				
bit 6-4	SPI1EIP<2	2:0>: SPI1 Frror Ir	Iterrupt Priori	tv bits			
	111 = Inter	rrupt is priority 7 (I	niahest priori	ty interrupt)			
	•		<b>J</b>	- <b>J</b>			
	•						
	• 001 - Intor	rupt is priority 1					
	001 = Inter	rrupt is priority i rrupt source is dis	abled				
bit 3	Unimplem	ented: Read as '	)'				
bit 2-0	T3IP<2:0>	: Timer3 Interrupt	Priority bits				
5.12.0	111 = Inter	rrupt is priority 7 (I	niahest priorit	tv interrupt)			
	•			·) ······			
	•						
	•	ruptic priority 4					
	001 = inter	rrupt is priority 1	abled				

11.0		D/M/ 0		11.0		D/M/ 0	
0-0	FV/VV-1		R/W-U	0-0	FX/ VV- I		R/W-U
		1001942.02		_		1071842.02	L:1 0
DIL 15							DIL O
11.0		D/M/ O				DAMA	
0-0	R/W-1	R/W-U	K/W-U	0-0	R/VV-1		R/W-U
		ADZIPSZ.02		_		INT 11P<2.0>	h:+ 0
DIL 7							DILU
Legend:							
R = Readable	bit	W = Writable ł	hit	II = Unimpler	mented hit rea	ad as '0'	
n = Value at F		'1' = Rit is set		0' = Bit is cle	ared	v = Bit is unkno	מיאיר
					arcu		20011
bit 15	Unimpleme	nted: Read as '(	)'				
bit 14-12	IC8IP<2:0>:	Input Capture C	, hannel 8 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (h	nighest priorit	tv interrupt)			
	•		0 1	, ,			
	•						
	• 001 = Interr	unt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	nted: Read as 'o	)'				
bit 10-8	IC7IP<2:0>:	Input Capture C	hannel 7 Inte	errupt Priority b	its		
	111 = Interre	upt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as '0	)'				
bit 6-4	AD2IP<2:0>	. ADC2 Convers	ion Complet	e Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 3	Unimpleme	nted: Read as '0	)'				
bit 2-0	INT1IP<2:0>	>: External Interr	upt 1 Priority	bits			
	111 = Interr	upt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1	a la d				
	000 = interr	upt source is disa	apied				

## REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

### REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC7IP<2:0>		_		OC6IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC5IP<2:0>		—		IC6IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '0	)'				
bit 14-12	OC7IP<2:0	>: Output Compa	re Channel 7	7 Interrupt Prior	ity bits		
	111 = Interr	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0	)'				
bit 10-8	OC6IP<2:0	>: Output Compa	re Channel 6	6 Interrupt Prior	ity bits		
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o	)'				
bit 6-4	OC5IP<2:0	>: Output Compa	re Channel 5	5 Interrupt Prior	ity bits		
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as 'o	)'				
bit 2-0	IC6IP<2:0>	: Input Capture C	hannel 6 Inte	errupt Priority b	oits		
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	upt source is disa	abled				

### REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE <sup>(1)</sup>	—	—	-	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	IRQSEL6 <sup>(2)</sup>	IRQSEL5(2)	IRQSEL4(2)	IRQSEL3(2)	IRQSEL2 <sup>(2)</sup>	IRQSEL1(2)	IRQSEL0(2)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FORCE:** Force DMA Transfer bit<sup>(1)</sup>

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits<sup>(2)</sup> 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Please see Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

NEOIOTEN.							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	<u> </u>	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	C2MD	C1MD	AD1MD <sup>(1)</sup>
bit 7							bit 0
r							
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	T5MD: Timer	5 Module Disab	le bit				
	1 = 1  mer5 m 0 = 1  mer5 m	odule is disable odule is enable	d d				
hit 14	T4MD. Timer	1 Module Disah	le hit				
bit 14	1 = Timer4 mc	odule is disable	ed				
	0 = Timer4 mo	odule is enable	d				
bit 13	T3MD: Timer3	3 Module Disab	le bit				
	1 = Timer3 mo	odule is disable	ed				
	0 = Timer3 mo	odule is enable	d				
bit 12	T2MD: Timer2	2 Module Disab	le bit				
	1 = 1  mer 2  me 0 = 1  mer 2  me	odule is disable odule is enable	d d				
bit 11	T1MD. Timer1	I Module Disah	le hit				
	1 = Timer1 mc	odule is disable	ed				
	0 = Timer1 mc	odule is enable	d				
bit 10-8	Unimplement	ted: Read as 'd	)'				
bit 7	<b>I2C1MD:</b> I <sup>2</sup> C1	Module Disab	le bit				
	$1 = I^2C1 \mod 0$ $0 = I^2C1 \mod 0$	ule is disabled ule is enabled					
bit 6	U2MD: UART	2 Module Disal	ble bit				
	1 = UART2 m	odule is disable	ed				
	0 = UART2 m	odule is enable	ed				
bit 5	U1MD: UART	1 Module Disa	ble bit				
	1 = UART1 m 0 = UART1 m	odule is disable odule is enable	ed ed				
bit 4	SPI2MD: SPI2	2 Module Disat	ole bit				
	1 = SPI2 mod 0 = SPI2 mod	ule is disabled ule is enabled					
bit 3	SPI1MD: SPI	1 Module Disab	ole bit				
	1 = SPI1 mod	ule is disabled					
	0 = SPI1 mod	ule is enabled					
bit 2	C2MD: ECAN	2 Module Disa	ble bit				
	1 = ECAN2 m 0 = ECAN2 m	odule is disable odule is enable	ed ed				

### REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

**Note 1:** PCFGx bits have no effect if ADC module is disabled by setting this bit. In this case all port pins multiplexed with ANx will be in Digital mode.

## 13.0 TIMER2/3, TIMER4/5, TIMER6/7 AND TIMER8/9

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3, Timer4/5, Timer6/7 and Timer8/9 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3, Timer4/5, Timer6/7 and Timer8/9 operate in three modes:

- Two Independent 16-bit Timers (e.g., Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer
- Single 32-bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)
- ADC2 Event Trigger (Timer4/5 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON, T5CON, T6CON, T7CON, T8CON and T9CON registers. T2CON, T4CON, T6CON and T8CON are shown in generic form in Register 13-1. T3CON, T5CON, T7CON and T9CON are shown in Register 13-2. For 32-bit timer/counter operation, Timer2, Timer4, Timer6 or Timer8 is the least significant word; Timer3, Timer5, Timer7 or Timer9 is the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON, T5CON,
	T7CON and T9CON control bits are
	ignored. Only T2CON, T4CON, T6CON
	and T8CON control bits are used for setup
	and control. Timer2, Timer4, Timer6 and
	Timer8 clock and gate inputs are utilized
	for the 32-bit timer modules, but an inter-
	rupt is generated with the Timer3, Timer5,
	Ttimer7 and Timer9 interrupt flags.

To configure Timer2/3, Timer4/5, Timer6/7 or Timer8/9 for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2, Timer4, Timer6 or Timer8 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3, PR5, PR7 or PR9 contains the most significant word of the value, while PR2, PR4, PR6 or PR8 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE, T5IE, T7IE or T9IE. Use the priority bits, T3IP<2:0>, T5IP<2:0>, T7IP<2:0> or T9IP<2:0>, to set the interrupt priority. While Timer2, Timer4, Timer6 or Timer8 control the timer, the interrupt appears as a Timer3, Timer5, Timer7 or Timer9 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, TMR5:TMR4, TMR7:TMR6 or TMR9:TMR8. TMR3, TMR5, TMR7 or TMR9 always contains the most significant word of the count, while TMR2, TMR4, TMR6 or TMR8 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

A block diagram for a 32-bit timer pair (Timer4/5) example is shown in Figure 13-1 and a timer (Timer4) operating in 16-bit mode example is shown in Figure 13-2.

**Note:** Only Timer2 and Timer3 can trigger a DMA data transfer.





### 16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
  - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
  - b) If FRMPOL = 0, use a pull-up resistor on  $\overline{SSx}$ .

Note:	This	insures	that	the	first	fra	ame
	transmission		after	initializa	ation	is	not
	shifte	d or corru	pted.				

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
  - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
  - b) If CKP = 0, always place a pull-down resistor on SSx.
- **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.

Note:	Not all third-party devices support Frame
	mode timing. Refer to the SPI electrical
	characteristics for details.

- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

## 16.2 SPI Resources

Many useful resources related to SPI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en546061

### 16.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	<ul> <li>ACKEN: Acknowledge Sequence Enable bit</li> <li>(when operating as I<sup>2</sup>C master, applicable during master receive)</li> <li>1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master) 1 = Enables Receive mode for I <sup>2</sup> C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	<ul> <li>PEN: Stop Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<ul> <li>RSEN: Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.</li> <li>0 = Repeated Start condition not in progress</li> </ul>
bit 0	<ul> <li>SEN: Start Condition Enable bit (when operating as I<sup>2</sup>C master)</li> <li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.</li> <li>0 = Start condition not in progress</li> </ul>

## 18.3 UART Control Registers

## REGISTER 18-1: UxMODE: UARTx MODE REGISTER

	11.0				11.0		D/M/ 0			
	0-0				0-0		1·0>			
		USIDL	IREIN' /	RISIVID		UEN	<1.U>			
DIL 15							DIL O			
R/W-0 HC	R/M-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE				BRGH	PDSFI	<1.0>	STSEL			
bit 7		7187108	orourt	BROT	T DOL		bit 0			
Sit							bit o			
Legend:		HC = Hardwa	e cleared							
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
							-			
bit 15	UARTEN: UA	RTx Enable bit	(1)							
	1 = UARTx is	enabled; all U	ARTx pins ar	e controlled by	UARTx as defi	ned by UEN<1	:0>			
	0 = UARTx is	s disabled; all U	ARTx pins ar	re controlled by	v port latches; U	ARTx power co	onsumption			
	minimal									
bit 14	Unimplemen	ted: Read as '0	)'							
bit 13	USIDL: Stop	in Idle Mode bit								
	1 = Discontin0 = Continue	nue module ope module operat	ration when a ion in Idle ma	device enters id	die mode					
hit 12		Encoder and D	ecoder Enabl	e hit(2)						
Sit 12	$1 = IrDA^{\mathbb{R}}$ en	coder and deco	der enabled							
	$0 = IrDA^{\mathbb{R}} en$	coder and deco	der disabled							
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin b	bit						
	1 = UxRTS p	in in Simplex m	ode							
	0 = UxRTS p	in in Flow Cont	rol mode							
bit 10	Unimplemen	ted: Read as '0	)'							
bit 9-8	UEN<1:0>: U	ARTx Enable b	its				1.1.1			
	11 = UXIX, U		, pi <u>ns are ena</u> nd LivRTS nii	abled and used	; UXCIS pin co	ntrolled by port	latches			
	01 = UxTX, U	xRX and UxRT	S pins are er	habled and use	d; UxCTS pin c	ontrolled by po	rt latches			
	00 = UxTX ar	nd UxRX pins a	re enabled ar	nd used; UxCT	S and UxRTS/E	CLK pins cont	rolled by			
	port latcl	nes								
bit 7	WAKE: Wake	-up on Start bit	Detect Durin	Ig Sleep Mode	Enable bit	<b>C</b> 11: 1				
	1 = UARIX w	Ill continue to s	ample the U	xRX pin; interru	upt generated or	n falling edge; I	oit cleared			
	0 = No wake	-up enabled	noing cage							
bit 6	LPBACK: UA	RTx Loopback	Mode Select	bit						
	1 = Enable L	oopback mode								
	0 = Loopback	k mode is disab	led							
bit 5	ABAUD: Auto	o-Baud Enable	bit							
	1 = Enable b	1 = Enable baud rate measurement on the next character – requires reception of a Sync field (0x55)								
	Detore an 0 = Raud rate	before any data; cleared in hardware upon completion								
Note 1: Re	efer to Section 1	7. "UART" (DS	670188) in the	e "dsPIC33F/P	IC24H Family F	Reference Man	<i>ual"</i> for			
info	ormation on ena	bling the UART	module for r	eceive or trans	mit operation.					

**2**: This feature is only available for the 16x BRG mode (BRGH = 0).

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0	
	_	CSIDL	ABAT			REQOP<2:0>	-	
bit 15							bit 8	
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0	
(	OPMODE<2:0>	1	_	CANCAP	—	—	WIN	
bit 7							bit 0	
Legend:		r = Bit is Rese	erved					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15-14 bit 13	Unimplement CSIDL: Stop 1 = Discontinu	<b>ted:</b> Read as ' in Idle Mode b ue module ope	<sup>0'</sup> it ration when d	evice enters ld	lle mode			
	0 = Continue	module operat	ion in Idle mo	de				
bit 12	ABAT: Abort A	All Pending Tra	nsmissions b	it				
	1 = Signal all 0 = Module wi	transmit buffer ill clear this bit	s to abort trar when all trans	nsmission smissions are a	aborted			
bit 11	Reserved: Do	o not use						
bit 10-8	REQOP<2:0>: Request Operation Mode bits 111 = Set Listen All Messages mode 110 = Reserved – do not use 101 = Reserved – do not use 100 = Set Configuration mode 011 = Set Listen Only Mode 010 = Set Loopback mode 001 = Set Disable mode							
bit 7-5	OPMODE<2:0>: Operation Mode bits         111 = Module is in Listen All Messages mode         110 = Reserved         101 = Reserved         100 = Module is in Configuration mode         011 = Module is in Listen Only mode         010 = Module is in Loopback mode         011 = Module is in Disable mode							
bit 4	Unimplement	ted: Read as '						
bit 3	CANCAP: C/	AN Message R	eceive Timer	Capture Event	t Enable bit			
	1 = Enable inp 0 = Disable C	out capture bas AN capture	sed on CAN n	nessage receiv	/e			
bit 2-1	Unimplement	ted: Read as '	0'					
bit 0	WIN: SFR Ma 1 = Use filter v 0 = Use buffe	ap Window Se window r window	lect bit					

## REGISTER 19-1: CiCTRL1: ECAN™ MODULE CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
_	_		_	_	CH123	NB<1:0>	CH123SB				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
—	—	_	—	—	CH123	VA<1:0>	CH123SA				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	known				
bit 10-9 bit 8	CH123NB<12 When AD128 11 = CH1 net 10 = CH1 net 0x = CH1, CH CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi	<b>CH123NB&lt;1:0&gt;:</b> Channel 1, 2, 3 Negative Input Select for Sample B bits <b>When AD12B = 1, CHxNB is: U-0, Unimplemented, Read as</b> '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 0x = CH1, CH2, CH3 negative input is VREF- <b>CH123SB:</b> Channel 1, 2, 3 Positive Input Select for Sample B bit <b>When AD12B = 1, CHxSB is: U-0, Unimplemented, Read as</b> '0' 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5									
bit 7-3	Unimplemen	ted: Read as '0	)'		<b>.</b>						
bit 2-1	CH123NA<1: When AD12E 11 = CH1 net 10 = CH1 net 0x = CH1, CH	CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 0x = CH1_CH2_CH3 negative input is VBEF-									
bit 0	<b>CH123SA</b> : C	hannel 1, 2, 3 F	Positive Input	Select for Sam	ple A bit						
	<b>When AD12E</b> 1 = CH1 posi 0 = CH1 posi	When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as '0' 1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2									

## REGISTER 20-5: ADxCHS123: ADCx INPUT CHANNEL 1, 2, 3 SELECT REGISTER

### TABLE 24-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param.	Symbol	Characteris	stic <sup>(1)</sup>	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Units	Conditions	
BO10	VBOR	BOR Event on VDD transition high-to-low		2.40	_	2.55	V	Vdd	
Note 4. Decemptors are for design guideness only and are not tested in manufacturing									

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

### TABLE 24-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Co (unless otherwise state Operating temperature			nditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	—	—	E/W			
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмın = Minimum operating voltage		
D132b	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vмın = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	—	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, TA = +85°C, See <b>Note 2</b>		
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +150°C, See <b>Note 2</b>		
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See <b>Note 2</b>		
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +150°C, See <b>Note 2</b>		
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See <b>Note 2</b>		
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +150°C, See <b>Note 2</b>		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 24-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

#### TABLE 24-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
	Cefc	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low series resistance (< 5 Ohms)	

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Lead Thickness

Lead Width

Molded Package Width

Molded Package Length

Mold Draft Angle Top

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

E1

D1

С

b

α

β

0.09

0.17

11°

11°

10.00 BSC

10.00 BSC

0.22

12°

12°

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

0.20

0.27

13°

13°

## 100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B