



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details


|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 40 MIPS   |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT  |
| Number of I/O              | 53  |
| Program Memory Size        | 128KB (43K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V   |
| Data Converters            | A/D 18x10b/12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp506at-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic24hj128gp506at-i-pt</a> |

# PIC24HJXXXGPX06A/X08A/X10A

## Pin Diagrams (Continued)

### 64-Pin TQFP

■ = Pins are up to 5V tolerant




**Note 1:** Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.

# PIC24HJXXXGPX06A/X08A/X10A

## Pin Diagrams (Continued)

### 100-Pin TQFP

■ = Pins are up to 5V tolerant



**Note 1:** Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.

# PIC24HJXXXGPX06A/X08A/X10A

**TABLE 1-1: PINOUT I/O DESCRIPTIONS**

| Pin Name   | Pin Type                         | Buffer Type                      | Description   |
|--|----------------------------------|----------------------------------|---|
| AN0-AN31   | I                                | Analog                           | Analog input channels.  |
| AVDD   | P                                | P                                | Positive supply for analog modules. This pin must be connected at all times.  |
| AVSS   | P                                | P                                | Ground reference for analog modules.  |
| CLKI<br>CLKO                                       | I<br>O                           | ST/CMOS<br>—                     | External clock source input. Always associated with OSC1 pin function.<br>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.  |
| CN0-CN23   | I                                | ST                               | Input change notification inputs.<br>Can be software programmed for internal weak pull-ups on all inputs.   |
| C1RX<br>C1TX<br>C2RX<br>C2TX                       | I<br>O<br>I<br>O                 | ST<br>—<br>ST<br>—               | ECAN1 bus receive pin.<br>ECAN1 bus transmit pin.<br>ECAN2 bus receive pin.<br>ECAN2 bus transmit pin.  |
| PGED1<br>PGEC1<br>PGED2<br>PGEC2<br>PGED3<br>PGEC3 | I/O<br>I<br>I/O<br>I<br>I/O<br>I | ST<br>ST<br>ST<br>ST<br>ST<br>ST | Data I/O pin for programming/debugging communication channel 1.<br>Clock input pin for programming/debugging communication channel 1.<br>Data I/O pin for programming/debugging communication channel 2.<br>Clock input pin for programming/debugging communication channel 2.<br>Data I/O pin for programming/debugging communication channel 3.<br>Clock input pin for programming/debugging communication channel 3. |
| IC1-IC8  | I                                | ST                               | Capture inputs 1 through 8.   |
| INT0<br>INT1<br>INT2<br>INT3<br>INT4               | I<br>I<br>I<br>I<br>I            | ST<br>ST<br>ST<br>ST<br>ST       | External interrupt 0.<br>External interrupt 1.<br>External interrupt 2.<br>External interrupt 3.<br>External interrupt 4.   |
| MCLR   | I/P                              | ST                               | Master Clear (Reset) input. This pin is an active-low Reset to the device.  |
| OCFA<br>OCFB<br>OC1-OC8                            | I<br>I<br>O                      | ST<br>ST<br>—                    | Compare Fault A input (for Compare Channels 1, 2, 3 and 4).<br>Compare Fault B input (for Compare Channels 5, 6, 7 and 8).<br>Compare outputs 1 through 8.  |
| OSC1<br>OSC2                                       | I<br>I/O                         | ST/CMOS<br>—                     | Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.<br>Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.   |
| RA0-RA7<br>RA9-RA10<br>RA12-RA15                   | I/O<br>I/O<br>I/O                | ST<br>ST<br>ST                   | PORTA is a bidirectional I/O port.  |
| RB0-RB15   | I/O                              | ST                               | PORTB is a bidirectional I/O port.  |
| RC1-RC4<br>RC12-RC15                               | I/O<br>I/O                       | ST<br>ST                         | PORTC is a bidirectional I/O port.  |
| RD0-RD15   | I/O                              | ST                               | PORTD is a bidirectional I/O port.  |
| RE0-RE7  | I/O                              | ST                               | PORTE is a bidirectional I/O port.  |
| RF0-RF8<br>RF12-RF13                               | I/O                              | ST                               | PORTF is a bidirectional I/O port.  |
| RG0-RG3<br>RG6-RG9<br>RG12-RG15                    | I/O<br>I/O<br>I/O                | ST<br>ST<br>ST                   | PORTG is a bidirectional I/O port.  |

**Legend:** CMOS = CMOS compatible input or output      Analog = Analog input      P = Power  
ST = Schmitt Trigger input with CMOS levels      O = Output      I = Input

# PIC24HJXXXGPX06A/X08A/X10A

## 3.3 CPU Control Registers

**REGISTER 3-1: SR: CPU STATUS REGISTER**

|                         |                      |                      |     |       |       |       |       |
|-------------------------|----------------------|----------------------|-----|-------|-------|-------|-------|
| U-0                     | U-0                  | U-0                  | U-0 | U-0   | U-0   | U-0   | R/W-0 |
| —                       | —                    | —                    | —   | —     | —     | —     | DC    |
| bit 15                  |                      |                      |     |       |       |       | bit 8 |
| R/W-0 <sup>(1)</sup>    | R/W-0 <sup>(2)</sup> | R/W-0 <sup>(2)</sup> | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| IPL<2:0> <sup>(2)</sup> |                      |                      | RA  | N     | OV    | Z     | C     |
| bit 7                   |                      |                      |     |       |       |       | bit 0 |

**Legend:**

|                    |                      |                                    |
|--------------------|----------------------|------------------------------------|
| C = Clear only bit | R = Readable bit     | U = Unimplemented bit, read as '0' |
| S = Set only bit   | W = Writable bit     | -n = Value at POR                  |
| '1' = Bit is set   | '0' = Bit is cleared | x = Bit is unknown                 |

- bit 15-9 **Unimplemented:** Read as '0'
- bit 8 **DC:** MCU ALU Half Carry/Borrow bit  
 1 = A carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred  
 0 = No carry-out from the 4th low-order bit (for byte sized data) or 8th low-order bit (for word sized data) of the result occurred
- bit 7-5 **IPL<2:0>:** CPU Interrupt Priority Level Status bits<sup>(2)</sup>  
 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled  
 110 = CPU Interrupt Priority Level is 6 (14)  
 101 = CPU Interrupt Priority Level is 5 (13)  
 100 = CPU Interrupt Priority Level is 4 (12)  
 011 = CPU Interrupt Priority Level is 3 (11)  
 010 = CPU Interrupt Priority Level is 2 (10)  
 001 = CPU Interrupt Priority Level is 1 (9)  
 000 = CPU Interrupt Priority Level is 0 (8)
- bit 4 **RA:** REPEAT Loop Active bit  
 1 = REPEAT loop in progress  
 0 = REPEAT loop not in progress
- bit 3 **N:** MCU ALU Negative bit  
 1 = Result was negative  
 0 = Result was non-negative (zero or positive)
- bit 2 **OV:** MCU ALU Overflow bit  
 This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude which causes the sign bit to change state.  
 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)  
 0 = No overflow occurred
- bit 1 **Z:** MCU ALU Zero bit  
 1 = An operation which affects the Z bit has set it at some time in the past  
 0 = The most recent operation which affects the Z bit has cleared it (i.e., a non-zero result)
- bit 0 **C:** MCU ALU Carry/Borrow bit  
 1 = A carry-out from the Most Significant bit (MSb) of the result occurred  
 0 = No carry-out from the Most Significant bit of the result occurred

**Note 1:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

**2:** The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

## 7.3 Interrupt Control and Status Registers

PIC24HJXXXGPX06A/X08A/X10A devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC17
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-32.

# PIC24HJXXXGPX06A/X08A/X10A

## REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

|        |        |     |       |       |       |       |       |
|--------|--------|-----|-------|-------|-------|-------|-------|
| R/W-0  | R/W-0  | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| T6IE   | DMA4IE | —   | OC8IE | OC7IE | OC6IE | OC5IE | IC6IE |
| bit 15 |        |     |       |       |       |       | bit 8 |

|       |       |       |        |       |        |        |         |
|-------|-------|-------|--------|-------|--------|--------|---------|
| R/W-0 | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0  | R/W-0  | R/W-0   |
| IC5IE | IC4IE | IC3IE | DMA3IE | C1IE  | C1RXIE | SPI2IE | SPI2EIE |
| bit 7 |       |       |        |       |        |        | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15      **T6IE:** Timer6 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 14      **DMA4IE:** DMA Channel 4 Data Transfer Complete Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 13      **Unimplemented:** Read as '0'
- bit 12      **OC8IE:** Output Compare Channel 8 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 11      **OC7IE:** Output Compare Channel 7 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 10      **OC6IE:** Output Compare Channel 6 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 9        **OC5IE:** Output Compare Channel 5 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 8        **IC6IE:** Input Capture Channel 6 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 7        **IC5IE:** Input Capture Channel 5 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 6        **IC4IE:** Input Capture Channel 4 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 5        **IC3IE:** Input Capture Channel 3 Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 4        **DMA3IE:** DMA Channel 3 Data Transfer Complete Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled
- bit 3        **C1IE:** ECAN1 Event Interrupt Enable bit  
                  1 = Interrupt request enabled  
                  0 = Interrupt request not enabled

# PIC24HJXXXGPX06A/X08A/X10A

## REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

|        |     |        |     |     |     |     |       |
|--------|-----|--------|-----|-----|-----|-----|-------|
| U-0    | U-0 | R/W-0  | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| —      | —   | DMA5IE | —   | —   | —   | —   | C2IE  |
| bit 15 |     |        |     |     |     |     | bit 8 |

|        |        |        |       |       |         |         |       |
|--------|--------|--------|-------|-------|---------|---------|-------|
| R/W-0  | R/W-0  | R/W-0  | R/W-0 | R/W-0 | R/W-0   | R/W-0   | R/W-0 |
| C2RXIE | INT4IE | INT3IE | T9IE  | T8IE  | MI2C2IE | SI2C2IE | T7IE  |
| bit 7  |        |        |       |       |         |         | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 15-14 **Unimplemented:** Read as '0'

bit 13 **DMA5IE:** DMA Channel 5 Data Transfer Complete Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 12-9 **Unimplemented:** Read as '0'

bit 8 **C2IE:** ECAN2 Event Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 7 **C2RXIE:** ECAN2 Receive Data Ready Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 6 **INT4IE:** External Interrupt 4 Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 5 **INT3IE:** External Interrupt 3 Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 4 **T9IE:** Timer9 Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 3 **T8IE:** Timer8 Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 2 **MI2C2IE:** I2C2 Master Events Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 1 **SI2C2IE:** I2C2 Slave Events Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled

bit 0 **T7IE:** Timer7 Interrupt Enable bit

1 = Interrupt request enabled

0 = Interrupt request not enabled



# PIC24HJXXXGPX06A/X08A/X10A

---

NOTES:

# PIC24HJXXXGPX06A/X08A/X10A

## 11.0 I/O PORTS

**Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 10. “I/O Ports”** (DS70193) of the “dsPIC33F/PIC24H Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com](http://www.microchip.com)).

**2:** Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 “Memory Organization”** in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

### 11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents “loop through”, in

which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.


All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a ‘1’, the pin is then an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nonetheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

**Note:** The voltage on a digital input pin can be between -0.3V to 5.6V.

**FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE**





# PIC24HJXXXGPX06A/X08A/X10A

## REGISTER 19-26: CiTRmnCON: ECAN™ MODULE TX/RX BUFFER m CONTROL REGISTER (m = 0,2,4,6; n = 1,3,5,7)

|        |        |         |        |        |        |             |       |
|--------|--------|---------|--------|--------|--------|-------------|-------|
| R/W-0  | R-0    | R-0     | R-0    | R/W-0  | R/W-0  | R/W-0       | R/W-0 |
| TXENn  | TXABTn | TXLARBn | TXERRn | TXREQn | RTRENn | TXnPRI<1:0> |       |
| bit 15 |        |         |        |        |        |             | bit 8 |

|       |                       |                        |                       |        |        |             |       |
|-------|-----------------------|------------------------|-----------------------|--------|--------|-------------|-------|
| R/W-0 | R-0                   | R-0                    | R-0                   | R/W-0  | R/W-0  | R/W-0       | R/W-0 |
| TXENm | TXABTm <sup>(1)</sup> | TXLARBm <sup>(1)</sup> | TXERRm <sup>(1)</sup> | TXREQm | RTRENm | TXmPRI<1:0> |       |
| bit 7 |                       |                        |                       |        |        |             | bit 0 |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

- bit 15-8      **See Definition for Bits 7-0, Controls Buffer n**
- bit 7      **TXENm:** TX/RX Buffer Selection bit  
1 = Buffer TRBn is a transmit buffer  
0 = Buffer TRBn is a receive buffer
- bit 6      **TXABTm:** Message Aborted bit<sup>(1)</sup>  
1 = Message was aborted  
0 = Message completed transmission successfully
- bit 5      **TXLARBm:** Message Lost Arbitration bit<sup>(1)</sup>  
1 = Message lost arbitration while being sent  
0 = Message did not lose arbitration while being sent
- bit 4      **TXERRm:** Error Detected During Transmission bit<sup>(1)</sup>  
1 = A bus error occurred while the message was being sent  
0 = A bus error did not occur while the message was being sent
- bit 3      **TXREQm:** Message Send Request bit  
Setting this bit to '1' requests sending a message. The bit will automatically clear when the message is successfully sent. Clearing the bit to '0' while set will request a message abort.
- bit 2      **RTRENm:** Auto-Remote Transmit Enable bit  
1 = When a remote transmit is received, TXREQ will be set  
0 = When a remote transmit is received, TXREQ will be unaffected
- bit 1-0      **TXmPRI<1:0>:** Message Transmission Priority bits  
11 = Highest message priority  
10 = High intermediate message priority  
01 = Low intermediate message priority  
00 = Lowest message priority

**Note 1:** This bit is cleared when TXREQ is set.

# PIC24HJXXXGPX06A/X08A/X10A

**Note:** The buffers, SID, EID, DLC, Data Field and Receive Status registers are stored in DMA RAM. These are not Special Function Registers.

## REGISTER 19-27: CiTRBnSID: ECAN™ MODULE BUFFER n STANDARD IDENTIFIER (n = 0, 1, ..., 31)

|        |     |     |           |       |       |       |       |
|--------|-----|-----|-----------|-------|-------|-------|-------|
| U-0    | U-0 | U-0 | R/W-x     | R/W-x | R/W-x | R/W-x | R/W-x |
| —      | —   | —   | SID<10:6> |       |       |       |       |
| bit 15 |     |     |           |       |       |       | bit 8 |

|          |       |       |       |       |       |       |       |
|----------|-------|-------|-------|-------|-------|-------|-------|
| R/W-x    | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| SID<5:0> |       |       |       |       |       | SRR   | IDE   |
| bit 7    |       |       |       |       |       |       | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-13     **Unimplemented:** Read as '0'
- bit 12-2     **SID<10:0>:** Standard Identifier bits
- bit 1         **SRR:** Substitute Remote Request bit  
              1 = Message will request remote transmission  
              0 = Normal message
- bit 0         **IDE:** Extended Identifier bit  
              1 = Message will transmit extended identifier  
              0 = Message will transmit standard identifier

## REGISTER 19-28: CiTRBnEID: ECAN™ MODULE BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

|        |     |     |     |            |       |       |       |
|--------|-----|-----|-----|------------|-------|-------|-------|
| U-0    | U-0 | U-0 | U-0 | R/W-x      | R/W-x | R/W-x | R/W-x |
| —      | —   | —   | —   | EID<17:14> |       |       |       |
| bit 15 |     |     |     |            |       |       | bit 8 |

|           |       |       |       |       |       |       |       |
|-----------|-------|-------|-------|-------|-------|-------|-------|
| R/W-x     | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| EID<13:6> |       |       |       |       |       |       |       |
| bit 7     |       |       |       |       |       |       | bit 0 |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 15-12     **Unimplemented:** Read as '0'
- bit 11-0     **EID<17:6>:** Extended Identifier bits

# PIC24HJXXXGPX06A/X08A/X10A

---

## REGISTER 20-1: ADxCON1: ADCx CONTROL REGISTER 1(where x = 1 or 2) (CONTINUED)

|       |   |
|-------|---|
| bit 4 | <b>Unimplemented:</b> Read as '0'   |
| bit 3 | <b>SIMSAM:</b> Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)<br><b>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0'</b><br>1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or<br>Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)<br>0 = Samples multiple channels individually in sequence   |
| bit 2 | <b>ASAM:</b> ADC Sample Auto-Start bit<br>1 = Sampling begins immediately after last conversion. SAMP bit is auto-set<br>0 = Sampling begins when SAMP bit is set   |
| bit 1 | <b>SAMP:</b> ADC Sample Enable bit<br>1 = ADC sample/hold amplifiers are sampling<br>0 = ADC sample/hold amplifiers are holding<br>If ASAM = 0, software may write '1' to begin sampling. Automatically set by hardware if ASAM = 1.<br>If SSRC = 000, software may write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.                      |
| bit 0 | <b>DONE:</b> ADC Conversion Status bit<br>1 = ADC conversion cycle is completed.<br>0 = ADC conversion not started or in progress<br>Automatically set by hardware when analog-to-digital conversion is complete. Software may write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion. |

# PIC24HJXXXGPX06A/X08A/X10A

## 21.4 Watchdog Timer (WDT)

For PIC24HJXXXGPX06A/X08A/X10A devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.


**Note:** The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

**Note:** If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

**FIGURE 21-2: WDT BLOCK DIAGRAM**



# PIC24HJXXXGPX06A/X08A/X10A

---

## 23.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

## 23.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

## 23.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page ([www.microchip.com](http://www.microchip.com)) for the complete list of demonstration, development and evaluation kits.



# PIC24HJXXXGPX06A/X08A/X10A

**TABLE 24-32: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |  | Standard Operating Conditions: 2.4V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |                    |     |       |                                      |
|--------------------|-----------------------|--|---|--------------------|-----|-------|--------------------------------------|
| Param No.          | Symbol                | Characteristic <sup>(1)</sup>  | Min   | Typ <sup>(2)</sup> | Max | Units | Conditions                           |
| SP70               | TscP                  | Maximum SCK Input Frequency  | —   | —                  | 15  | MHz   | See <b>Note 3</b>                    |
| SP72               | TscF                  | SCKx Input Fall Time   | —   | —                  | —   | ns    | See parameter DO32 and <b>Note 4</b> |
| SP73               | TscR                  | SCKx Input Rise Time   | —   | —                  | —   | ns    | See parameter DO31 and <b>Note 4</b> |
| SP30               | TdoF                  | SDOx Data Output Fall Time   | —   | —                  | —   | ns    | See parameter DO32 and <b>Note 4</b> |
| SP31               | TdoR                  | SDOx Data Output Rise Time   | —   | —                  | —   | ns    | See parameter DO31 and <b>Note 4</b> |
| SP35               | Tsch2doV,<br>TscL2doV | SDOx Data Output Valid after SCKx Edge                                 | —   | 6                  | 20  | ns    | —                                    |
| SP36               | TdoV2scH,<br>TdoV2scL | SDOx Data Output Setup to First SCKx Edge                              | 30  | —                  | —   | ns    | —                                    |
| SP40               | TdiV2scH,<br>TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge                             | 30  | —                  | —   | ns    | —                                    |
| SP41               | Tsch2diL,<br>TscL2diL | Hold Time of SDIx Data Input to SCKx Edge                              | 30  | —                  | —   | ns    | —                                    |
| SP50               | TssL2scH,<br>TssL2scL | $\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input           | 120   | —                  | —   | ns    | —                                    |
| SP51               | TssH2doZ              | $\overline{SSx} \uparrow$ to SDOx Output High-Impedance <sup>(4)</sup> | 10  | —                  | 50  | ns    | —                                    |
| SP52               | Tsch2ssH<br>TscL2ssH  | $\overline{SSx}$ after SCKx Edge                                       | 1.5 TCY + 40  | —                  | —   | ns    | See <b>Note 4</b>                    |
| SP60               | TssL2doV              | SDOx Data Output Valid after $\overline{SSx}$ Edge                     | —   | —                  | 50  | ns    | —                                    |

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

**2:** Data in “Typ” column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.

# PIC24HJXXXGPX06A/X08A/X10A

**TABLE 24-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)**

| AC CHARACTERISTICS |         |                            |                           | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended |      |               |   |
|--------------------|---------|----------------------------|---------------------------|---|------|---------------|---|
| Param No.          | Symbol  | Characteristic             |                           | Min <sup>(1)</sup>  | Max  | Units         | Conditions  |
| IM10               | TLO:SCL | Clock Low Time             | 100 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
|                    |         |                            | 400 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
| IM11               | THI:SCL | Clock High Time            | 100 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
|                    |         |                            | 400 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
| IM20               | TF:SCL  | SDAx and SCLx Fall Time    | 100 kHz mode              | —   | 300  | ns            | Cb is specified to be from 10 to 400 pF                       |
|                    |         |                            | 400 kHz mode              | $20 + 0.1 C_b$  | 300  | ns            |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | —   | 100  | ns            |   |
| IM21               | TR:SCL  | SDAx and SCLx Rise Time    | 100 kHz mode              | —   | 1000 | ns            | Cb is specified to be from 10 to 400 pF                       |
|                    |         |                            | 400 kHz mode              | $20 + 0.1 C_b$  | 300  | ns            |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | —   | 300  | ns            |   |
| IM25               | TSU:DAT | Data Input Setup Time      | 100 kHz mode              | 250   | —    | ns            | —   |
|                    |         |                            | 400 kHz mode              | 100   | —    | ns            |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | 40  | —    | ns            |   |
| IM26               | THD:DAT | Data Input Hold Time       | 100 kHz mode              | 0   | —    | $\mu\text{s}$ | —   |
|                    |         |                            | 400 kHz mode              | 0   | 0.9  | $\mu\text{s}$ |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | 0.2   | —    | $\mu\text{s}$ |   |
| IM30               | TSU:STA | Start Condition Setup Time | 100 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | Only relevant for Repeated Start condition                    |
|                    |         |                            | 400 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ |   |
| IM31               | THD:STA | Start Condition Hold Time  | 100 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | After this period the first clock pulse is generated          |
|                    |         |                            | 400 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ |   |
| IM33               | TSU:STO | Stop Condition Setup Time  | 100 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ | —   |
|                    |         |                            | 400 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | $T_{CY}/2 (BRG + 1)$  | —    | $\mu\text{s}$ |   |
| IM34               | THD:STO | Stop Condition Hold Time   | 100 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | ns            | —   |
|                    |         |                            | 400 kHz mode              | $T_{CY}/2 (BRG + 1)$  | —    | ns            |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | $T_{CY}/2 (BRG + 1)$  | —    | ns            |   |
| IM40               | TAA:SCL | Output Valid From Clock    | 100 kHz mode              | —   | 3500 | ns            | —   |
|                    |         |                            | 400 kHz mode              | —   | 1000 | ns            | —   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | —   | 400  | ns            | —   |
| IM45               | TBF:SDA | Bus Free Time              | 100 kHz mode              | 4.7   | —    | $\mu\text{s}$ | Time the bus must be free before a new transmission can start |
|                    |         |                            | 400 kHz mode              | 1.3   | —    | $\mu\text{s}$ |   |
|                    |         |                            | 1 MHz mode <sup>(2)</sup> | 0.5   | —    | $\mu\text{s}$ |   |
| IM50               | CB      | Bus Capacitive Loading     |                           | —   | 400  | pF            | —   |
| IM51               | TPGD    | Pulse Gobbler Delay        |                           | 65  | 390  | ns            | See Note 3  |

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to **Section 19. “Inter-Integrated Circuit™ (I<sup>2</sup>C™)”** (DS70195) in the “PIC24H Family Reference Manual”. Please see the Microchip web site ([www.microchip.com](http://www.microchip.com)) for the latest PIC24H Family Reference Manual chapters.

**2:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.

# PIC24HJXXXGPX06A/X08A/X10A

| DC CHARACTERISTICS       |         |     | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature |            |      |  |
|--------------------------|---------|-----|---|------------|------|--|
| Parameter No.            | Typical | Max | Units   | Conditions |      |  |
| Power-Down Current (IPD) |         |     |   |            |      |  |
| HDC61c                   | 3       | 5   | $\mu\text{A}$   | +150°C     | 3.3V | Watchdog Timer Current: $\Delta I_{\text{WDT}}$ <sup>(2,4)</sup> |


- Note 1:** Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to VSS. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.
- 2:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 3:** These currents are measured on the device containing the most memory in this family.
- 4:** These parameters are characterized, but are not tested in manufacturing.

**TABLE 25-5: DC CHARACTERISTICS: DOZE CURRENT (IDOE)**


| DC CHARACTERISTICS |                        |     | Standard Operating Conditions: 3.0V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$ for High Temperature |       |            |      |
|--------------------|------------------------|-----|---|-------|------------|------|
| Parameter No.      | Typical <sup>(1)</sup> | Max | Doze Ratio  | Units | Conditions |      |
| HDC72a             | 39                     | 45  | 1:2   | mA    | +150°C     | 3.3V |
| HDC72f             | 18                     | 25  | 1:64  | mA    |            |      |
| HDC72g             | 18                     | 25  | 1:128   | mA    |            |      |

- Note 1:** Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.


**FIGURE 26-7: VOL – 8x DRIVER PINS**




**FIGURE 26-8: VOL – 16x DRIVER PINS**



**FIGURE 26-5: VOL – 2x DRIVER PINS**



**FIGURE 26-6: VOL – 4x DRIVER PINS**



# PIC24HJXXXGPX06A/X08A/X10A

## APPENDIX B: REVISION HISTORY

### Revision A (April 2009)

This is the initial released version of the document.

### Revision B (October 2009)

The revision includes the following global update:

- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE B-1: MAJOR SECTION UPDATES

| Section Name  | Update Description  |
|---|---|
| "High-Performance, 16-bit Microcontrollers"                       | Added information on high temperature operation (see " <b>Operating Range:</b> ").  |
| Section 10.0 "Power-Saving Features"                              | Updated the last paragraph to clarify the number of cycles that occur prior to the start of instruction execution (see <b>Section 10.2.2 "Idle Mode"</b> ).   |
| Section 11.0 "I/O Ports"  | Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 11.2 "Open-Drain Configuration"</b> .  |
| Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)" | Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.  |
| Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"    | Updated the ADCx block diagram (see Figure 20-1).   |
| Section 21.0 "Special Features"                                   | Updated the second paragraph and removed the fourth paragraph in <b>Section 21.1 "Configuration Bits"</b> .<br><br>Updated the Device Configuration Register Map (see Table 21-1).  |
| Section 24.0 "Electrical Characteristics"                         | Updated the Absolute Maximum Ratings for high temperature and added Note 4.<br><br>Updated Power-Down Current parameters DC60d, DC60a, DC60b, and DC60d (see Table 24-7).<br><br>Added I2Cx Bus Data Timing Requirements (Master Mode) parameter IM51 (see Table 24-36).<br><br>Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 24-12).<br><br>Updated the Internal LPRC Accuracy parameters (see Table 24-18 and Table 24-19).<br><br>Updated the ADC Module Specifications (12-bit Mode) parameters AD23a and AD24a (see Table 24-40).<br><br>Updated the ADC Module Specifications (10-bit Mode) parameters AD23b and AD24b (see Table 24-41). |
| Section 25.0 "High Temperature Electrical Characteristics"        | Added new chapter with high temperature specifications.   |
| "Product Identification System"                                   | Added the "H" definition for high temperature.  |