

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj256gp206a-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



TABLE 4-9: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	_	_	—	_	-	_	-	—	Receive Register							0000	
I2C1TRN	0202	_	_	_	_	_	_	_	_	Transmit Register							OOFF	
I2C1BRG	0204	_	_	_	_	_	_	_		Baud Rate Generator Register							0000	
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_	Address Register							0000			
I2C1MSK	020C	_	_	_	_	_	_	Address Mask Register c							0000			

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-10: I2C2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C2RCV	0210	_	_	_	_	_		—	_				Receive	Register				0000
I2C2TRN	0212	_	_	_	_	_	_	_	— Transmit Register							00FF		
I2C2BRG	0214	_	_	_	_	_	_	_		Baud Rate Generator Register						0000		
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	CSTAT ADD10 IWCOL I2COV D_A P S R_W RBF TBF							0000		
I2C2ADD	021A	—	—	_	_			Address Register							0000			
I2C2MSK	021C	_	_	_	_	_	_	Address Mask Register						0000				

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-11: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA							0110		
U1TXREG	0224	_	_	_	_	_	_	_				UART	Transmit Re	gister				xxxx
U1RXREG	0226	_	UART Receive Register 00									0000						
U1BRG	0228		Baud Rate Generator Prescaler 000										0000					

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

TABLE 4-23. ECANZ REGISTER MAP WHEN CZCTRET.WIN = 1 FOR FICZ4HJZJOGFOTOR DEVICES ONET (CONTINUED)																							
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0					Bit 0	All Resets							
C2RXF11EID	056E		EID<15:8>								EID<7:0>						xxxx						
C2RXF12SID	0570				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx					
C2RXF12EID	0572	EID<15:8>											EID<7	/:0>				xxxx					
C2RXF13SID	0574		SID<10:3>								SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx					
C2RXF13EID	0576				EID<	15:8>							EID<7	/:0>				xxxx					
C2RXF14SID	0578				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx					
C2RXF14EID	057A				EID<	15:8>				EID<7:0>						EID<7:0>							xxxx
C2RXF15SID	057C		SID<10:3>							SID<2:0> — EXIDE — EID<17:16>						xxxx							
C2RXF15EID	057E				EID<	15:8>				EID<7:0>						xxxx							

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR PIC24HJ256GP610A DEVICES ONLY (CONTINUED)

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

DS70592D-page 49

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI		_	_	—	—	—
bit 15	~	-				•	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	ALTIVT: Enat	ole Alternate In	terrupt Vector	Table bit			
	1 = Use alterr	nate vector tab	le				
	0 = Use stand	lard (default) v	ector table				
bit 14	DISI: DISI In	struction Statu	s bit				
	1 = DISI Inst	ruction is activ	e Ictive				
bit 13-5		ted: Read as '	0'				
bit 4	INT4FP: Exte	rnal Interrunt 4	• 1 Edge Detect	Polarity Selec	t bit		
bit i	1 = Interrupt of	on negative ed	ae	r olarity coloo			
	0 = Interrupt o	on positive edg	le				
bit 3	INT3EP: Exte	ernal Interrupt 3	B Edge Detect	Polarity Selec	t bit		
	1 = Interrupt o	on negative ed	ge				
	0 = Interrupt o	on positive edg	е				
bit 2	INT2EP: Exte	ernal Interrupt 2	2 Edge Detect	Polarity Selec	t bit		
	1 = Interrupt o	on negative ed	ge				
hit 1		an positive edg	l Edgo Dotoct	Polarity Soloo	t hit		
DIL	1 = Interrupt	n negative ed	ne Delect	Foldinty Selec			
	0 = Interrupt of	on positive edg	le				
bit 0	INT0EP: Exte	ernal Interrupt () Edge Detect	Polarity Selec	t bit		
	1 = Interrupt o	on negative ed	ge	2			
	0 = Interrupt o	on positive edg	e				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
h# 45							
DIT 15			r interrupt Ena d	adie dit			
	0 = Interrupt r	request not ena	abled				
bit 14	U2RXIE: UAF	RT2 Receiver li	nterrupt Enab	le bit			
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not ena	abled				
bit 13	INT2IE: Exter	nal Interrupt 2	Enable bit				
	1 = Interrupt r 0 = Interrupt r	request enable	a abled				
bit 12	T5IE: Timer5	Interrupt Enab	le bit				
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not ena	abled				
bit 11	T4IE: Timer4	Interrupt Enab	le bit				
	1 = Interrupt r	request enable	d				
bit 10		equest not ena	annel 4 Interi	runt Enable bit			
bit 10	1 = Interrupt r	request enable	d d				
	0 = Interrupt r	request not ena	abled				
bit 9	OC3IE: Outpu	ut Compare Ch	annel 3 Interi	rupt Enable bit			
	1 = Interrupt r	request enable	d				
h:+ 0	0 = Interrupt r	request not ena	abled		and Franklin 199		
DIT 8	DMA2IE: DM	A Channel 2 D	ata Transfer (d	complete Interr	rupt Enable bit		
	0 = Interrupt r	request enable	abled				
bit 7	IC8IE: Input C	Capture Chann	el 8 Interrupt	Enable bit			
	1 = Interrupt r	request enable	d .				
	0 = Interrupt r	request not ena	abled				
bit 6	IC7IE: Input C	Capture Chann	el 7 Interrupt	Enable bit			
	1 = Interrupt r	request enable	d bled				
bit 5		2 Conversion C	omplete Inter	rupt Enable bit			
	1 = Interrupt r	request enable	d				
	0 = Interrupt r	request not ena	abled				
bit 4	INT1IE: Exter	rnal Interrupt 1	Enable bit				
	1 = Interrupt r	request enable	d				
	0 = interrupt r	equest not ena	abieu				

EQUATION 9-3:

XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: PIC24HJXXXGPX06A/X08A/X10A PLL BLOCK DIAGRAM



TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	—
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	-
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



U-0 U-0 R-0 R-0 R-0 R-0 R-0 R-0 II III TXBO TXBP RXBP TXWAR RXWAR RWARN bit 15 IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	REGISTER 1	9-6: CiINTF	F: ECAN™ M	ODULE INT	ERRUPT FL	AG REGISTE	R						
- - TXBO TXBP RXBP TXWAR RXWAR EWARN bit 15 .<	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0					
bit 15 bit 8 RC-0 R/C-0 R/C-0 R/C-0 R/C-0 R/C-0 R/C-0 IVRIF WAKIF ERRIF — FIFOIF RBOVIF RBIF TBIF bit 7 bit 0 Eagend: C = Clear only bit R Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 13 TXBO: Transmitter in Error State Bus Off bit 1 </td <td></td> <td></td> <td>ТХВО</td> <td>TXBP</td> <td>RXBP</td> <td>TXWAR</td> <td>RXWAR</td> <td>EWARN</td>			ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN					
R/C-0 R/C-0 <td< td=""><td>bit 15</td><td>•</td><td></td><td></td><td>•</td><td></td><td></td><td>bit 8</td></td<>	bit 15	•			•			bit 8					
RC-0													
IVRIF WAKIF ERRIF FIFOIF RBOVIF RBIF TBIF bit 7 bit 0 Legend: C = Clear only bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 12 TXBO: Transmitter in Error State Bus Off state 0 = Transmitter is in Bus Off state 0 = Transmitter is in Bus Passive state bit 12 TXBP: Receiver is Insor State Bus Passive bit 1 = Receiver is in Bus Passive state 0 = Receiver is not In Bus Passive state bit 10 TXWAR: Transmitter is nore State Warning bit 1 = Transmitter is not In Error Warning state 0 = Receiver is not In Error Warning state bit 8 EWARN: Transmitter or Receiver in Error Warning state 0 = Transmitter or receiver is not In Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt requesthas occurred	R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0					
bit 7	IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF					
Legend: C = Clear only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is no tin Bus Off state 0 = Transmitter is no to Bus Off state 0 = Transmitter is no to Bus Off state 0 = Transmitter is no to Bus Off state 0 = Transmitter is no to Bus Passive state bit 12 TXBP: Receiver in Error State Bus Passive bit 1 = Receiver is not in Bus Passive state 0 = Transmitter is no to Error Warning state 0 = Transmitter is no to Error Warning state 0 = Transmitter is no to Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter or receiver is in Error State Warning bit 1 = Transmitter or receiver is not in Error Warning state 0 = Transmitter State Bus Occurred bit 8 EWARN: Transmitter or Receiver InError State Warning bit 1 = Transmitter State State State 1 = Receiver is not in Error Warning state 0 = Transmitter is no to Error Warning state 0 = Transmitter State State State bit 8 EWARN:	bit 7	•						bit 0					
Legend: C = Clear only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' '' '' bit 13 TKBO: Transmitter in Euror State Bus Off bit 1 = Transmitter is in Bus Off state bit 12 TKBP: Transmitter in Euror State Bus Passive bit 1 = Transmitter is in Bus Passive state bit 11 RXDP: Receiver in Euror State Bus Passive bit 1 = Receiver is not in Bus Passive state bit 11 RXDP: Receiver in Euror State Bus Passive bit 1 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter or Row Warning state 0 = Receiver is not in Euror Warning state bit 9 RXWAR: Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver is In Error State Warning bit 1 = Transmitter or receiver is in Error State Warning bit bit 7 Transmitter or Receiver is not in Error Warning state 0 = Rraceiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver is not in Error Warning state 1 = Interrupt request has cocurred bit 7 IVRIF: Invalid Message Received Interrupt Fla													
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' it is cleared x = Bit is unknown bit 13 TXBO: Transmitter is in Error State Bus Off bit i = Transmitter is not in Bus Off state i = Transmitter is not in Bus Passive state bit 12 TXBP: Transmitter is in Bus Passive state i = Transmitter is in Bus Passive state i = Receiver is not in Bus Passive state bit 11 RXDP: Receiver is In Error State Warning bit i = Transmitter is not in Bus Passive state i = Transmitter is not in Error Warning state bit 10 TXMAR: Transmitter is not in Error Warning state i = Transmitter or receiver is not in Error Warning state bit 3 EWARN: Transmitter or Receiver is not in Error Warning state i = Transmitter or receiver is not in Error Warning state bit 4 EWARN: Transmitter or Receiver is not in Error Warning state i = Transmitter or receiver is not in Error Warning state bit 5 ERRIF: Invalid Message Received Interrupt Flag bit i = Interrupt request has not occurred bit 6 WAKNE: Bus Wake-up Activity Interrupt Flag bit i = Interrupt request has not occurred bit 7 IVRIF: Invalid Message Received Interr	Legend:		C = Clear onl	y bit									
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 TXBO: Transmitter in Error State Bus Off bit 1 1 = Transmitter is in Bus Off state 0 = Transmitter is not in Bus Off state 0 = Transmitter is not in Bus Off state 0 = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver is not in Error State Bus Passive bit 1 1 = Receiver is in Bus Passive state 0 Receiver is not in Error State Warning bit 1 = Transmitter is not in Error Varning state 0 Transmitter is not in Error Varning state 0 = Receiver is not in Error Varning state 0 = Transmitter or Receiver is not Reror Varning state bit 8 EWARN: Transmitter or receiver is not Error Varning state 0 bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 1 = Interrupt request has occurred 0 1 bit 4 Unimplementet: Read as '0' 0 bit 5 ERRIF: Error Interrupt Flag bit 1 1 = Interrupt request has occurred 0 1 bit 6 WAKIF: Bus Vake-up Activity Interrupt Flag bit 1	R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'						
bit 15-14 Unimplemented: Read as '0' bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is in Bus Off state 0 = Transmitter is not in Bus Off state bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is in Bus Passive state 0 = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver in Error State Bus Passive bit 1 = Receiver is not in Bus Passive state bit 11 RXMR: Transmitter in Error State Bus Passive bit 1 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error Varning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 1 = Receiver is not in Error Warning state 1 = Receiver is not in Error Warning state 2 = Transmitter or receiver is in Error Warning state 2 = Transmitter or receiver is not in Error Warning state 3 = Transmitter or receiver is not in Error Warning state 3 = Transmitter or secure is in Error Warning state 3 = Transmitter or secure is no Error Warning state 3 = Interrupt request has occurred 3 = Interrupt request has occurred 3 = Interrupt request has not occurred 4 = Interrupt request has not occurred 5 = I	-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown					
bit 15.14 Unimplemented: Read as '0' bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is not in Bus Off state 0 = Transmitter is not in Bus Off state bit 12 TXBP: Transmitter is mourned bus Passive bit 1 = Transmitter is not in Bus Passive state 0 = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter is ror State Warning bit 1 = Transmitter is not in Error Warning state 0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or receiver is nor State Warning bit 1 = Transmitter or receiver is nor State Warning bit 1 = Transmitter or receiver is nor State Warning bit 1 = Transmitter or receiver is nor State Warning bit 1 = Transmitter or receiver is nor State Warning bit 1 = Transmitter or receiver is nor State Warning bit 1 = Transmitter or receiver is nor State Warning bit 1 = Interrupt request has occurred 0 = Transmitter or receiver is nor State Warning bit 1 = Interrupt request has occurred													
bit 13 TXB0: Transmitter in Error State Bus Off bit 1 = Transmitter is not in Bus Off state 0 = Transmitter is not in Bus Off state bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is not in Bus Passive state 0 = Transmitter is not in Bus Passive state 11 R Receiver is not Bus Passive state 0 = Receiver is not In Bus Passive state 0 = Transmitter is not in Error Warning state 0 = Transmitter is nor Varning state 0 = Receiver is in Error State Warning bit 1 = Transmitter is nor Varning state 0 = Receiver is in Error Warning state 0 = Receiver is in Error Varning state 0 = Receiver is in Error Varning state 0 = Receiver is in Error Varning state 0 = Transmitter or receiver is in Error Varning state 0 = Transmitter or receiver is in Error Varning state 0 = Transmitter or receiver is in Error Varning state 0 = Transmitter or receiver is in Error Varning state 0 = Transmitter or receiver is in Error Varning state 0 = Interrupt request has occurred 0 = Interrupt request has occurred<	bit 15-14	Unimplemen	ted: Read as '	0'									
1 = Transmitter is in Bus Off state 0 = Transmitter is in Bus Passive state 1 = Transmitter is in Bus Passive state 0 = Transmitter is in Bus Passive state bit 11 RXBP: Receiver in Error State Bus Passive state 0 = Transmitter is in Bus Passive state 0 = Receiver is so in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Varning state 0 = Transmitter is not Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is in Error Varning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit	bit 13	TXBO: Trans	mitter in Error	State Bus Off	bit								
bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is in Bus Passive state 0 = Transmitter is not in Bus Passive state 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 1 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 1 = Transmitter is Internor State Warning bit 1 = Transmitter is not in Error Warning state 0 = Transmitter is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurre		1 = Transmitte	er is in Bus Off	state									
bit 12 I Transmitter is in Bus Passive state a Transmitter is not in Bus Passive state bit 11 RXBP: Receiver is not in Bus Passive state bit 11 R Receiver is not in Bus Passive state c = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter is not in Error Warning state 0 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred<	bit 10		el IS NOL IN BUS	State Rue Ree	aiva hit								
bit 11 RXBP: Receiver in Error State Bus Passive state bit 11 Receiver is in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Transmitter is in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Chror Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Receiver is in Chror Warning state bit 8 EWARN: Transmitter or Receiver in Error Warning state bit 7 Receiver is not in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 7 VRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 3 EINFIF: FIFO Almost Full Interrupt Flag bit	DIL 12	1 = Transmitte	er is in Rus Pa	sive state	sive bit								
bit 11RXBP: Receiver in Error State Bus Passive state 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Error Warning state 0 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter or receiver is nor Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not courred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 1 = Interrupt request has not occurred 1 = Interrupt request has occurred 1 = Interrup		0 = Transmitte	er is not in Bus	Passive state	e								
1 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error State Warning bit 1 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver is In Error Warning state bit 9 Receiver is in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5 RBOVIF: RX Buffer Neurupt Flag bit	bit 11	RXBP: Recei	ver in Error Sta	ate Bus Passiv	/e bit								
0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has cocurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CIINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 5 ERRUF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 5 EROVIF: RX Buffer Nortupt Flag bit 1 = Interrupt request h		1 = Receiver	is in Bus Passi	ve state									
bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning state bit 7 IVRIF: Invalid Message Received Interror Varning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CIINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 5 ERRIF: EIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 5 ERGUF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBUF: RX Buffer		0 = Receiver	is not in Bus P	assive state									
1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state 0 = Receiver is IError Warning state 0 = Receiver is in Error Warning state 0 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is in Error Warning state 0 = Receiver is in Error Warning state 0 = Transmitter or receiver is Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt reque	bit 10	TXWAR: Trar	nsmitter in Erro	r State Warnir	ng bit								
bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 5 EROVIF: FIF O Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred </td <td></td> <td>\perp = Transmitte</td> <td>er is in Error W er is not in Erro</td> <td>arning state or Warning sta</td> <td>ite</td> <td></td> <td></td> <td></td>		\perp = Transmitte	er is in Error W er is not in Erro	arning state or Warning sta	ite								
bit 0 1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Transmitter or receiver is Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred bit 1 RBOVIF: RX Buffer Nerrupt Flag bit 1 = Interrupt request has not occurred 0 =	hit 9	RXWAR· Rec	eiver in Error S	State Warning	bit								
0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5 EIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred <td< td=""><td>Sit O</td><td>1 = Receiver</td><td colspan="11">1 = Receiver is in Error Warning state</td></td<>	Sit O	1 = Receiver	1 = Receiver is in Error Warning state										
bit 8EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning statebit 7IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 		0 = Receiver	is not in Error V	Warning state									
1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit	bit 8	EWARN: Trar	nsmitter or Red	eiver in Error	State Warning	g bit							
bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt request has occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred bit 1 Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred bit 1 Interrupt request has not occurred bit 2 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit <tr< td=""><td></td><td>1 = Transmitte</td><td>er or receiver i</td><td>s in Error War</td><td>ning state</td><td></td><td></td><td></td></tr<>		1 = Transmitte	er or receiver i	s in Error War	ning state								
bit 7 IVRIP: Invalid Message Received Interrupt Plag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 5 ERROVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 <			er or receiver is	s not in Error	Warning state								
bit 1 Interrupt request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 Interrupt request has occurred 0 Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 5 ERRIF: EIFO Almost Full Interrupt Flag bit 1 Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 5 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1	Dit 7	1 = Interrupt r	Message Rec	eived Interrup	ot Flag bit								
bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit <t< td=""><td></td><td>0 = Interrupt r</td><td>request has no</td><td>t occurred</td><td></td><td></td><td></td><td></td></t<>		0 = Interrupt r	request has no	t occurred									
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 5 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred <td>bit 6</td> <td>WAKIF: Bus</td> <td>Wake-up Activi</td> <td>ty Interrupt FI</td> <td>aq bit</td> <td></td> <td></td> <td></td>	bit 6	WAKIF: Bus	Wake-up Activi	ty Interrupt FI	aq bit								
bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 Interrupt request has not occurred		1 = Interrupt r	equest has oc	curred	0								
bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 1 Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 Interrupt request has not occurred 0 = Interrupt request has not occurred 0 = Inte		0 = Interrupt r	request has no	t occurred									
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred	bit 5	ERRIF: Error	Interrupt Flag	bit (multiple so	ources in CiIN	TF<13:8> registe	er)						
bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred		1 = Interrupt r	equest has oc	curred									
bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred			equest has no	toccurred									
bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred	Dit 4		ted: Read as	0" ta ann an t- 17 a an 183									
bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has not occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred	DIT 3	1 = Interrupt r	Almost Full In	terrupt Flag bi	It								
bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred		0 = Interrupt r	request has no	t occurred									
<pre>1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred</pre>	bit 2	RBOVIF: RX	Buffer Overflov	w Interrupt Fla	ag bit								
0 = Interrupt request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred		1 = Interrupt r	request has oc	curred	0								
bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has not occurred		0 = Interrupt r	request has no	t occurred									
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 	bit 1	RBIF: RX Buf	ffer Interrupt FI	ag bit _.									
bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred		1 = Interrupt r	request has oc	curred									
1 = Interrupt request has not occurred 0 = Interrupt request has not occurred	bit 0		equest 1185 110	a bit									
0 = Interrupt request has not occurred		1 = Interrupt r	request has on	curred									
		0 = Interrupt r	equest has no	t occurred									



REGISTER 2	2 0-2:	ADxCON2: AD	Cx CONTROL RI	EGISTER 2	(where x = 1 c	or 2)	
R/W-0	R/V	V-0 R/W-0) U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG	<2:0>	_	_	CSCNA	CHPS	S<1:0>
bit 15			•				bit 8
R-0	U-	-0 R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS		_	SMP	<3:0>		BUFM	ALTS
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writa	able bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is	set	'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15-13	VCFG	<2:0>: Converter	Voltage Reference	Configuration	n bits		
		VREF+	VREF-	7			
	000	AVdd	AVss	=			
	001	External VREF+	AVss				
	010	AVdd	External VREF-				
	011	External VREF+	External VREF-				
	lxx	AVDD	AVss				
bit 12-11	Unimp	lemented: Read	as '0'				
bit 10	CSCN	A: Scan Input Sel	ections for CH0+ d	uring Sample	e A bit		
	1 = Sc	can inputs					
	0 = Do	o not scan inputs					
bit 9-8	CHPS	<1:0>: Selects Ch	annels Utilized bits	6			
	When	AD12B = 1, CHP	S<1:0> is: U-0, Ur	nimplemente	d, Read as '0'		
	1x = C 01 = C	onverts CH0, CH	CH1				
	00 = 0	onverts CH0	onn				
bit 7	BUFS:	Buffer Fill Status	bit (only valid whe	n BUFM = 1)			
	1 = AD	DC is currently fill	ng second half of b	ouffer, user sh	ould access dat	a in first half	
	0 = AD	DC is currently fill	ng first half of buffe	er, user should	d access data in	second half	
bit 6	Unimp	lemented: Read	as '0'				
bit 5-2	SMPI<	3:0>: Selects Inc	rement Rate for DN	A Addresses	s bits or number	of sample/conv	version
	1111 =	= Increments the	DMA address or o	enerates inte	rrupt after comp	letion of every	16th sample/
	****	conversion oper	ration				iour oumpie,
	1110 =	= Increments the	DMA address or g	enerates inte	rrupt after comp	letion of every	15th sample/
		conversion ope	ration				
	•						
	•						
	0001 =	 Increments the I version operation 	DMA address or ge on	nerates interro	upt after complet	ion of every 2n	d sample/con-
	0000 =	 Increments the I sion operation 	DMA address or ge	nerates interr	upt after comple	tion of every sa	ample/conver-
bit 1	BUFM	: Buffer Fill Mode	Select bit				
	1 = Sta 0 = Alv	arts filling first hal ways starts filling	f of buffer on first ir buffer from the beg	nterrupt and s ginning	econd half of bu	ffer on next into	errupt
bit 0	ALTS:	Alternate Input S	ample Mode Selec	t bit			
	1 = Us 0 = Alv	ses channel input ways uses chann	selects for Sample el input selects for	A on first sar Sample A	mple and Sampl	e B on next sa	mple

REGISTER 20-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3,4)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/\\/_0	R/W-0	R/W-0	R/W-0	R/\\/_0

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG23 | PCFG22 | PCFG21 | PCFG20 | PCFG19 | PCFG18 | PCFG17 | PCFG16 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PCFG<31:16>: ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 high port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.
 - **4:** PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units		Conditions						
Idle Current (IIDLE): Core OFF Clock ON Base Current ⁽¹⁾											
DC40d	3	25	mA	-40°C							
DC40a	3	25	mA	+25°C	7						
DC40b	3	25	mA	+85°C	3.3V	TO MIES					
DC40c	3	25	mA	+125°C							
DC41d	4	25	mA	-40°C		16 MIPS					
DC41a	5	25	mA	+25°C	3.3//						
DC41b	6	25	mA	+85°C	5.5V	TO MILE S					
DC41c	6	25	mA	+125°C							
DC42d	8	25	mA	-40°C							
DC42a	9	25	mA	+25°C	2.21/	20 MIPS					
DC42b	10	25	mA	+85°C	5.5V						
DC42c	10	25	mA	+125°C							
DC43a	15	25	mA	+25°C							
DC43d	15	25	mA	-40°C	2.21/	20 MIDS					
DC43b	15	25	mA	+85°C	3.3V	30 MIF 3					
DC43c	15	25	mA	+125°C							
DC44d	16	25	mA	-40°C							
DC44a	16	25	mA	+25°C	3 3\/						
DC44b	16	25	mA	+85°C	5.5 V	40 MIF 3					
DC44c	16	25	mA	+125°C	1						

TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled

• No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)

- JTAG is disabled
- **2:** These parameters are characterized but not tested in manufacturing.
- 3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.



FIGURE 24-15: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 24-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА	ARACTERIS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.4V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_		11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns	_
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120		—	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

4: Assumes 50 pF load on all SPIx pins.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min.	Тур ⁽²⁾	Max.	Units	Conditions
		Clock	Paramete	ers ⁽¹⁾			
AD50	TAD	ADC Clock Period	117.6		_	ns	—
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	_
		Con	version R	ate			
AD55	tCONV	Conversion Time		14 Tad		ns	—
AD56	FCNV	Throughput Rate			500	ksps	—
AD57	TSAMP	Sample Time	3 Tad		_		—
		Timin	ig Parame	eters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	_	3.0 Tad		Auto convert trigger not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 TAD	—	3.0 Tad		—
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾		0.5 Tad	_		_
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)		_	20	μS	_

TABLE 24-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

AC CHARACTERISTICS			Standar (unless Operatir	d Operat otherwis ng temper	ing Condi e stated) ature -4 -4	itions: 3.0 0°C ≤ Ta 0°C ≤ Ta	DV to 3.6V $\leq +85^{\circ}$ C for Industrial $\leq +125^{\circ}$ C for Extended
Param No.	Param No. Symbol Characteristic			Typ ⁽¹⁾	Max.	Units	Conditions
		Cloc	k Parame	ters			
AD50	TAD	ADC Clock Period	76		—	ns	—
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	—
		Con	version F	Rate			
AD55	tCONV	Conversion Time	_	12 Tad	_	_	—
AD56	FCNV	Throughput Rate			1.1	Msps	—
AD57	TSAMP	Sample Time	2 Tad		—	—	—
		Timin	ig Param	eters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad	—	3.0 Tad	—	Auto-Convert Trigger not selected
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad	—	_
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 TAD	—	_	_
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μS	—

TABLE 24-43: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.

TABLE 24-44: DMA READ/WRITE TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Characteristic	Min. Typ Max. Units Conditions					
DM1a	DMA Read/Write Cycle Time	_	—	2 TCY	ns	This characteristic applies to PIC24HJ256GPX06A/X08A/X10A devices only.	
DM1b	DMA Read/Write Cycle Time	_	—	1 Tcy	ns	This characteristic applies to all devices with the exception of the PIC24HJ256GPX06A/X08A/X10A.	

NOTES: