

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

Betans	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj256gp210a-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams (Continued)**



### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and requirements timing information in the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 3 or MPLAB REAL ICE<sup>™</sup>.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "Using MPLAB<sup>®</sup> ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE<sup>™</sup> In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

### 2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

#### FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



Reset Type	Clock Source	Clock Source SYSRST Delay		FSCM Delay	See Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Тоѕт	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
MCLR	Any Clock	Trst	—	_	3
WDT	Any Clock	Trst	—	_	3
Software	Any clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Any Clock TRST		_	3
Trap Conflict	Any Clock	Trst	—	—	3

#### TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

**Note 1:** TPOR = Power-on Reset delay (10 μs nominal).

**2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, only if the regulator is enabled.

- 3: TRST = Internal state Reset time (20 μs nominal).
- **4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time (20  $\mu$ s nominal).
- **6:** TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

#### 6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the Reset signal is released:

- The oscillator circuit has not begun to oscillate
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used)
- The PLL has not achieved a lock (if PLL is used)

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

#### 6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when the Reset signal is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

#### 6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500  $\mu$ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

### 6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

#### REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE			
bit 15					•		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE			
bit 7				0			bit (			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15	T6IE: Timer6	Interrupt Enabl	e bit							
		request enable								
	0 = Interrupt r	equest not ena	bled							
bit 14		A Channel 4 D		Complete Interi	rupt Enable bit					
		equest enable equest not ena								
bit 13	•	ted: Read as '								
bit 12	•			unt Enable bit						
511 12	<b>OC8IE:</b> Output Compare Channel 8 Interrupt Enable bit 1 = Interrupt request enabled									
		equest not ena								
bit 11	OC7IE: Output Compare Channel 7 Interrupt Enable bit									
		equest enable equest not ena								
bit 10	OC6IE: Output Compare Channel 6 Interrupt Enable bit									
		equest enable equest not ena								
bit 9	OC5IE: Outpu	OC5IE: Output Compare Channel 5 Interrupt Enable bit								
		equest enable equest not ena								
bit 8		Capture Channe		Enable bit						
		equest enable equest not ena								
bit 7		-		Enable bit						
	-	IC5IE: Input Capture Channel 5 Interrupt Enable bit 1 = Interrupt request enabled								
	•	request not ena								
bit 6	-	Capture Channe		Enable bit						
		equest enable equest not ena								
bit 5	•	Capture Channe		-nable bit						
	-	equest enable	-							
	0 = Interrupt r	equest not ena	bled							
bit 4	DMA3IE: DM	A Channel 3 D	ata Transfer C	Complete Interi	rupt Enable bit					
		equest enable equest not ena								
bit 3	-	Event Interrup								
bit J		equest enable								
		equest not ena								

#### REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		OC7IP<2:0>		—		OC6IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		OC5IP<2:0>		—		IC6IP<2:0>						
bit 7							bit (					
Legend:												
R = Readable		W = Writable		-	mented bit, rea							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	Unimpleme	ented: Read as '	י.									
bit 14-12	-	Soutput Comparison		Interrunt Prior	ity hits							
UIL 14-12		• •		•	ity bits							
	<ul> <li>111 = Interrupt is priority 7 (highest priority interrupt)</li> <li>•</li> </ul>											
	•											
	• 001 - Interr	upt is priority 1										
		upt is priority i upt source is dis	abled									
bit 11		ented: Read as '										
bit 10-8	-			Interrupt Prior	ity bits							
		<b>OC6IP&lt;2:0&gt;:</b> Output Compare Channel 6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•	•										
	•											
	• 001 = Interr	upt is priority 1										
		upt source is dis	abled									
bit 7	Unimpleme	ented: Read as 'o	)'									
bit 6-4	OC5IP<2:0>	>: Output Compa	re Channel 5	Interrupt Prior	ity bits							
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•											
	001 = Interr	upt is priority 1										
	000 = Interr	upt source is dis	abled									
bit 3	Unimpleme	ented: Read as 'o	)'									
bit 2-0	IC6IP<2:0>:	: Input Capture C	channel 6 Inte	errupt Priority b	its							
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)								
	•											
	•											
		upt is priority 1										
	000 - Intern	upt source is dis	مامام									

NOTES:

### REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0									
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0		
bit 15							bit 8		
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOLO		
bit 7	XWOOLU	XWOOLD	XWOOL4	XWOOLS	XWOOLZ	XWOOLI	bit		
Legend:		C = Clear onl	v hit						
R = Readable	o hit	W = Writable		II – Unimplor	mented bit, read	1 22 (0)			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 15	1 = Write coll	nannel 7 Periph ision detected collision detecte		llision Flag bit					
bit 14	1 = Write coll	nannel 6 Periph ision detected collision detecte		llision Flag bit					
bit 13	1 = Write coll	nannel 5 Periph ision detected collision detecte		Ilision Flag bit					
bit 12	1 = Write coll	nannel 4 Periph ision detected collision detecte		llision Flag bit					
bit 11	1 = Write coll	nannel 3 Periph ision detected collision detecte		llision Flag bit					
bit 10	1 = Write coll	nannel 2 Periph ision detected collision detecte		llision Flag bit					
bit 9	PWCOL1: Ch 1 = Write coll	nannel 1 Periph ision detected collision detecte	eral Write Co	llision Flag bit					
bit 8	1 = Write coll	nannel 0 Periph ision detected collision detecte		Ilision Flag bit					
bit 7	1 = Write coll	nannel 7 DMA I ision detected collision detecte		ollision Flag bit					
bit 6	1 = Write coll	nannel 6 DMA I ision detected collision detecte		llision Flag bit					
bit 5	1 = Write coll	nannel 5 DMA I ision detected collision detecte		Ilision Flag bit					
bit 4		nannel 4 DMA I		Ilision Flag bit					

1 = Write collision detected0 = No write collision detected

### 9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Oscillator" (DS70186) of the "dsPIC33F/dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A oscillator system provides:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 9-1.

#### FIGURE 9-1: PIC24HJXXXGPX06A/X08A/X10A OSCILLATOR SYSTEM DIAGRAM



- 2: If the Oscillator is used with XT or HS modes, an extended parallel resistor with the value of 1 MΩ must be connected.
- **3:** The term, FP refers to the clock source for all the peripherals, while FCY refers to the clock source for the CPU. Throughout this document FP and FCY are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used in any ratio other than 1:1, which is the default.

### **REGISTER 9-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,3)</sup> (CONTINUED)

bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit				
	1 = Enable secondary oscillator				
	0 = Disable secondary oscillator				
bit 0	<b>OSWEN:</b> Oscillator Switch Enable bit				
	1 = Request oscillator switch to selection specified by NOSC<2:0> bits				
	0 = Oscillator switch is complete				

- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.
  - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
  - 3: This register is reset only on a Power-on Reset (POR).

#### REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
—	—	—	—	—	—	_	PLLDIV<8>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0		
			PLLDI	V<7:0>					
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		nown		
bit 15-9	Unimpleme	nted: Read as '	0'						
bit 8-0	PLLDIV<8:0	>: PLL Feedba	ck Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)			
	111111111	= 513							
	•								
	•								
	•								
	000110000	= 50 (default)							
	•								
	•								
	•								
	000000010 000000001								
	000000000	-							
	300000000	-							

Note 1: This register is reset only on a Power-on Reset (POR).

### 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

### 11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

#### 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

#### 11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

#### EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	OxFF00, WO	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON		TSIDL	—			_	_				
bit 15							bit				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
	TGATE	TCKPS	S<1:0>	—	TSYNC	TCS	—				
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	1 as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	TON: Timer1	On bit									
	1 = Starts 16	-bit Timer1									
	0 = Stops 16	-bit Timer1									
bit 14	Unimplemer	nted: Read as '	0'								
bit 13	TSIDL: Stop in Idle Mode bit										
		ue module ope module operat			lle mode						
bit 12-7		ted: Read as '									
bit 6	<b>TGATE:</b> Timer1 Gated Time Accumulation Enable bit										
	$\frac{\text{When TCS} = 1:}{\text{This bit is ignored.}}$										
	When TCS = 0:										
		ne accumulation	n enabled								
	0 = Gated tin	ne accumulation	n disabled								
bit 5-4	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits										
	11 = 1:256										
	10 = 1:64 01 = 1:8										
	01 = 1.0 00 = 1.1										
	00 = 1:1										
bit 3		nted: Read as '	0'								
bit 3 bit 2	Unimplemer			nchronization S	elect bit						
	Unimplemer	er1 External Clo		nchronization Se	elect bit						
	Unimplement TSYNC: Time When TCS = 1 = Synchror	er1 External Clo <u>1:</u> hize external clo	ock Input Syr ock input		elect bit						
	Unimplement TSYNC: Time When TCS = 1 = Synchror 0 = Do not sy	er1 External Clo <u>1:</u> nize external clo ynchronize exte	ock Input Syr ock input		elect bit						
	Unimplement TSYNC: Time When TCS = 1 = Synchror	er1 External Clo <u>1:</u> nize external clo ynchronize external clo <u>0:</u>	ock Input Syr ock input		elect bit						
bit 2	Unimplement TSYNC: Time When TCS = 1 = Synchron 0 = Do not sy When TCS = This bit is ign	er1 External Clo <u>1:</u> nize external clo ynchronize external clo <u>0:</u>	ock Input Syr ock input rnal clock inp		elect bit						
	Unimplement TSYNC: Time When TCS = 1 = Synchror 0 = Do not sy When TCS = This bit is ign TCS: Timer1	er1 External Cle <u>1:</u> nize external cle ynchronize external <u>0:</u> nored. Clock Source S clock from pin	ock Input Syr ock input rnal clock inp Select bit	but	elect bit						

#### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

NOTES:

### 17.0 INTER-INTEGRATED CIRCUIT™ (I<sup>2</sup>C™)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit™ (I<sup>2</sup>C™)" (DS70195) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( $I^2C$ ) module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard, with a 16-bit interface.

The PIC24HJXXXGPX06A/X08A/X10A devices have up to two I<sup>2</sup>C interface modules, denoted as I2C1 and I2C2. Each I<sup>2</sup>C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each  $I^2C$  module 'x' (x = 1 or 2) offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and will arbitrate accordingly

### 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $l^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The  $I^2C$  module can operate either as a slave or a master on an  $I^2C$  bus.

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, please refer to the *"dsPIC33F/PIC24H Family Reference Manual"*.

#### **REGISTER 19-11:** CIFEN1: ECAN<sup>™</sup> MODULE ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				

-n = Value at POR  $(1)^2$  = Bit is set  $(0)^2$  = Bit is cleared x = Bit is unknown

bit 15-0 FLTENn: Enable Filter n (0-15) to Accept Messages bits


1 = Enable Filter n

0 = Disable Filter n


ADRC-SAMC<4:0>(1)bit 15R/W-0R/W-0R/W-0R/W-0R/W-0R/W-0R/W-0ADCS<7:0>(2)ADCS<7:0>(2)bit 7Legend: R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' -n = Value at POR1'1' = Bit is set'0' = Bit is clearedx = Bit is unknownbit 15ADRC: ADC Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock bit 14-13Unimplemented: Read as '0' Bit 12-8SAMC<4:0>: Auto Sample Time bits(1) 11111 = 31 TADi00001 = 1 TAD 00000 = 0 TADbit 7-0ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits(2) 11111111 = Reservedi01000000 = Reserved 0011111 = TCY · (ADCS<7:0> + 1) = 64 · TCY = TAD 0000001 = TCY · (ADCS<7:0> + 1) = 3 · TCY = TAD 00000001 = TCY · (ADCS<7:0> + 1) = 2 · TCY = TAD 0000000 = TCY · (ADCS<7:0> + 1) = 1 · TCY = TAD	/W-0
R/W-0       R/W       R/W-0       R/W       R/W-0       R/W       R/W-0       R/W       R/W and a to ''       Image: Comparison of the c	
ADCS<7:0>(2) bit 7 Legend: $R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADRC: ADC Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock bit 14-13 Unimplemented: Read as '0' bit 12-8 SAMC<4:0>: Auto Sample Time bits(1) 11111 = 31 TAD$	bit 8
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADRC: ADC Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock bit 14-13 Unimplemented: Read as '0' bit 12-8 SAMC<4:0>: Auto Sample Time bits <sup>(1)</sup> 11111 = 31 TAD	/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADRC: ADC Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock bit 14-13 Unimplemented: Read as '0' 11111 = 31 TAD	
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownbit 15ADRC: ADC Conversion Clock Source bit1 = ADC internal RC clock0 = Clock derived from system clockbit 14-13Unimplemented: Read as '0'bit 12-8SAMC<4:0>: Auto Sample Time bits(1)11111 = 31 TAD <td>bit (</td>	bit (
-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknownbit 15ADRC: ADC Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock1bit 14-13Unimplemented: Read as '0' bit 12-8SAMC<4:0>: Auto Sample Time bits(1) 11111 = 31 TAD00001 = 1 TAD 00000 = 0 TAD.bit 7-0ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits(2) 11111111 = Reserved <t< td=""><td></td></t<>	
bit 15 <b>ADRC:</b> ADC Conversion Clock Source bit 1 = ADC internal RC clock 0 = Clock derived from system clock bit 14-13 <b>Unimplemented:</b> Read as '0' bit 12-8 <b>SAMC&lt;4:0&gt;:</b> Auto Sample Time bits <sup>(1)</sup> 11111 = 31 TAD • • • • • • • • • • • • •	
1 = ADC internal RC clock $0 = Clock derived from system clock$ bit 14-13 Unimplemented: Read as '0' bit 12-8 SAMC<4:0>: Auto Sample Time bits <sup>(1)</sup> 11111 = 31 TAD	
0 = Clock derived from system clock bit 14-13 Unimplemented: Read as '0' bit 12-8 SAMC<4:0>: Auto Sample Time bits <sup>(1)</sup> 11111 = 31 TAD 00001 = 1 TAD 00000 = 0 TAD bit 7-0 ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits <sup>(2)</sup> 11111111 = Reserved 01000000 = Reserved 00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = TAD 00000010 = Tcy · (ADCS<7:0> + 1) = 3 · Tcy = TAD 00000010 = Tcy · (ADCS<7:0> + 1) = 2 · Tcy = TAD	
bit 12-8 SAMC<4:0>: Auto Sample Time bits <sup>(1)</sup> 11111 = 31 TAD	
11111 = 31 TAD	
• • • • • • • • • • • • • •	
bit 7-0 ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits <sup>(2)</sup> 11111111 = Reserved 01000000 = Reserved 00111111 = TcY · (ADCS<7:0> + 1) = 64 · TcY = TAD 0000010 = TcY · (ADCS<7:0> + 1) = 3 · TcY = TAD 00000010 = TcY · (ADCS<7:0> + 1) = 2 · TcY = TAD	
bit 7-0 ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits <sup>(2)</sup> 11111111 = Reserved 01000000 = Reserved 00111111 = TcY $\cdot$ (ADCS<7:0> + 1) = 64 $\cdot$ TcY = TAD 0000010 = TcY $\cdot$ (ADCS<7:0> + 1) = 3 $\cdot$ TcY = TAD 0000010 = TcY $\cdot$ (ADCS<7:0> + 1) = 2 $\cdot$ TcY = TAD	
bit 7-0 ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits <sup>(2)</sup> 11111111 = Reserved	
bit 7-0 ADCS<7:0>: Analog-to-Digital Conversion Clock Select bits <sup>(2)</sup> 11111111 = Reserved	
<pre>11111111 = Reserved</pre>	
• • • • • • • • • • • • • •	
00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = TAD • • 00000010 = Tcy · (ADCS<7:0> + 1) = 3 · Tcy = TAD 00000001 = Tcy · (ADCS<7:0> + 1) = 2 · Tcy = TAD	
00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = TAD • • 00000010 = Tcy · (ADCS<7:0> + 1) = 3 · Tcy = TAD 00000001 = Tcy · (ADCS<7:0> + 1) = 2 · Tcy = TAD	
00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = TAD • • 00000010 = Tcy · (ADCS<7:0> + 1) = 3 · Tcy = TAD 00000001 = Tcy · (ADCS<7:0> + 1) = 2 · Tcy = TAD	
00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = TAD • • 00000010 = Tcy · (ADCS<7:0> + 1) = 3 · Tcy = TAD 00000001 = Tcy · (ADCS<7:0> + 1) = 2 · Tcy = TAD	
• • • • • • • • • • • • • • • • • • •	
$00000001 = TCY \cdot (ADCS < 7:0 > + 1) = 2 \cdot TCY = TAD$	
$00000001 = TCY \cdot (ADCS < 7:0 > + 1) = 2 \cdot TCY = TAD$	
$00000001 = TCY \cdot (ADCS < 7:0 > + 1) = 2 \cdot TCY = TAD$	
$00000001 = Tcy \cdot (ADCS < 7:0 > + 1) = 2 \cdot Tcy = TaD$	
00000000 = Tcy · (ADCS<7:0> + 1) = 1 · Tcy = Tad	
<ul> <li>Note 1: This bit only used if ADxCON1&lt;7:5&gt; (SSRC&lt;2:0&gt;) = 111.</li> <li>2: This bit is not used if ADxCON3&lt;15&gt; (ADRC) = 1.</li> </ul>	


#### REGISTER 20-3: ADxCON3: ADCx CONTROL REGISTER 3

#### FIGURE 24-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)










### 26.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS


Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.



PIC24HJXXXGPX06A/X08A/X10A

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A