

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj256gp610a-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	D15 D0	
	W0/WREG	PUSH.S Shadow
	W1	
	W2	oo Shadow
	W3 Le	egend
	W4	0
	W5	
	W6	
	W7	
	W8 Working Register	S
	W9	
	W10	
	W11	
	W12	
	W13	
	W14/Frame Pointer	
	W15/Stack Pointer	
	SPLIM Stack Pointer Limit Reg	ister
	0 Program Counter	
7 0 PSVPAG Pro	gram Space Visibility Page Address	
	RCOUNT REPEAT Loop Counter	
	15 0 CORCON Core Configuration Reg	gister
	DC IPL2 IPL1 IPL0 RA N OV Z C STATUS	Register
— — — — — — — ✓ SRH —	SRL SRL	
— — — — — — — ▲ SRH — SRH		
— — — — — — ▲ SRH — S		

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 3	CNIF: Input Change Notification Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		U1RXIP<2:0>		—		SPI1IP<2:0>					
bit 15							bit				
11.0		R/W-0		11.0		R/W-0					
U-0	R/W-1	SPI1EIP<2:0>	R/W-0	U-0	R/W-1	T3IP<2:0>	R/W-0				
bit 7		0111211 \2.02				1011 \2.02	bit				
510 1							bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimpleme	ented: Read as '	0'								
bit 14-12	-	:0>: UART1 Rece		Prioritv bits							
		rupt is priority 7 (-	-							
	•										
	•										
	001 = Inter	001 = Interrupt is priority 1									
	000 = Interrupt source is disabled										
bit 11	Unimpleme	ented: Read as '	0'								
bit 10-8		>: SPI1 Event In	=	-							
	111 = Inter	rupt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is dis	abled								
bit 7		ented: Read as '									
bit 6-4	-	:0>: SPI1 Error II		ty bits							
		rupt is priority 7 (-	-							
	•										
	•										
		rupt is priority 1									
h :+ 0		rupt source is dis									
bit 3 bit 2-0	-	ented: Read as '									
DIL 2-0		: Timer3 Interrupt rupt is priority 7 (-	v interrunt)							
	•		nightest phon	ly interrupt)							
	•										
	• 001 = Inter	muchic criteriter d									

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	_	_	—		DMA1IP<2:0>	
bit 15	·	·					bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		AD1IP<2:0>				U1TXIP<2:0>	
bit 7					·		bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 10-8 bit 7 bit 6-4	111 = Interrup • • 001 = Interrup 000 = Interrup Unimplemen	>: DMA Channe pt is priority 7 (I pt is priority 1 pt source is dis ted: Read as '(ADC1 Convers	nighest priori abled)'	ty interrupt)			
	• • 001 = Interru	pt is priority 7 (I pt is priority 1 pt source is dis		ty interrupt)			
bit 3	Unimplemen	ted: Read as 'd)'				
bit 2-0		•: UART1 Trans pt is priority 7 (I					
	001 = Interru 000 = Interru	ot is priority 1 pt source is dis	abled				

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		T4IP<2:0>		<u> </u>		OC4IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		OC3IP<2:0>	1011 0	_		DMA2IP<2:0>	1011 0			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, re	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimpleme	ented: Read as '	0'							
bit 14-12	-	Timer4 Interrupt								
	111 = Interr	upt is priority 7 (highest priorit	ty interrupt)						
	•									
	001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									
bit 11	-	ented: Read as '								
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
		upt is priority 1 upt source is dis	abled							
bit 7		ented: Read as '								
bit 6-4	-			B Interrupt Prior	ity bits					
	OC3IP<2:0>: Output Compare Channel 3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
		upt is priority 1 upt source is dis	abled							
bit 3		ented: Read as '								
bit 2-0		DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits								
		111 = Interrupt is priority 7 (highest priority interrupt)								
	•									
	•									
	001 = Interr	upt is priority 1								

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INTO	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 19 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—	—		—	CNT<	9:8> (2)
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> ⁽²⁾			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

- **Note 1:** If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
 - 2: Number of DMA transfers = CNT<9:0> + 1.

bit 7

bit 0

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

bit 1	LPOSCEN: Secondary (LP) Oscillator Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Request oscillator switch to selection specified by NOSC<2:0> bits
	0 = Oscillator switch is complete

- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: This register is reset only on a Power-on Reset (POR).

NOTES:

REGISTER 19-8: CIEC: ECAN™ MODULE TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	
		TERR	CNT<7:0>				
						bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	
		RERR	CNT<7:0>				
						bit C	
R = Readable bit W = Writable bit			U = Unimplen	nented bit, re	it, read as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkno				
	R-0	R-0 R-0 it W = Writable b	TERR R-0 R-0 R-0 RERR it W = Writable bit	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> RERRCNT<7:0>	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> RERRCNT<7:0>	TERRCNT<7:0> R-0 R-0 R-0 R-0 RERRCNT<7:0>	

bit 15-8 TERRCNT<7:0>: Transmit Error Count bits

bit 7-0 RERRCNT<7:0>: Receive Error Count bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	—	—	—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SJ	W<1:0>			BRF	P<5:0>						
bit 7							bit				
Lonondi											
Legend:	la hit		hit.	II – Unimplor	nonted hit read						
R = Readab		W = Writable		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown							
-n = Value a	IL POR	'1' = Bit is set		0 = Bit is cie	areo	x = Bit is unki	nown				
bit 15-8	Unimpleme	nted: Read as '	0'								
bit 7-6	SJW<1:0>:	Synchronization	Jump Width	bits							
	11 = Length										
	10 = Length										
	01 = Length 00 = Length										
bit 5-0	0	Baud Rate Pres	color hite								
DIL J-U		$T_Q = 2 \times 64 \times 1/$									
	•										
	•										
	•										
	00 0010 =	Tq = 2 x 3 x 1/F	CAN								
	00 0001 =	Tq = 2 x 2 x 1/F	CAN								
	00 0000 -	Tq = 2 x 1 x 1/F	CAN								

REGISTER 19-9: CiCFG1: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 1

REGISTER 20-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3,4)

PCFG15 PCFG14 PCFG13 PCFG12 PCFG11 PCFG10 PCFG9 PCFG8 bit 15 bit 8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit 8	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
	bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: On devices with 2 analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.
 - 4: PCFGx bits will have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case all port pins multiplexed with ANx will be in Digital mode.

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description							
#text	Means literal defined by "text"							
(text)	Means "content of text"							
[text]	Means "the location addressed by text"							
{ }	Optional field or operation							
<n:m></n:m>	Register bit field							
.b	Byte mode selection							
.d	Double Word mode selection							
.S	Shadow register select							
.W	Word mode selection (default)							
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$							
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero							
Expr	Absolute address, label or expression (resolved by the linker)							
f	File register address ∈ {0x00000x1FFF}							
lit1	1-bit unsigned literal $\in \{0,1\}$							
lit4	4-bit unsigned literal ∈ {015}							
lit5	5-bit unsigned literal ∈ {031}							
lit8	8-bit unsigned literal ∈ {0255}							
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode							
lit14	14-bit unsigned literal ∈ {016384}							
lit16	16-bit unsigned literal ∈ {065535}							
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'							
None	Field does not require an entry, may be blank							
PC	Program Counter							
Slit10	10-bit signed literal ∈ {-512511}							
Slit16	16-bit signed literal ∈ {-3276832767}							
Slit6	6-bit signed literal ∈ {-1616}							
Wb	Base W register ∈ {W0W15}							
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }							
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }							
Wm,Wn	Dividend, Divisor working register pair (direct addressing)							
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}							
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}							
Wn	One of 16 working registers ∈ {W0W15}							
Wnd	One of 16 destination working registers ∈ {W0W15}							
Wns	One of 16 source working registers ∈ {W0W15}							
WREG	W0 (working register used in file register instructions)							
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }							
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }							

AC CHARACTERISTICS				(unles	ard Operating C s otherwise stat ting temperature	t ed) -40°C		for Indu	
Param No.	Symbol	Charao	cteristic ⁽¹	1)	Min	Тур	Мах	Units	Conditions
TB10	TtxH	TxCK High Time	Synchro mode	nous	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB11	TtxL	TxCK Low Time	Synchro mode	nous	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB15	TtxP	TxCK InputSynchronousPeriodmode		nous	Greater of: 40 or (2 Tcy + 40)/N	—	_	ns	N = prescale value (1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from E Clock Edge f ment			0.75 TCY + 40	_	1.75 Tcy + 40	ns	—

TABLE 24-23: TIMER2, 4, 6 AND 8 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 24-24: TIMER3, 5, 7 AND 9 EXTERNAL CLOCK TIMING REQUIREMENTS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param Symbol Characteristic ⁽¹⁾				Min	Тур	Мах	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous		Tcy + 20		_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchro	onous	Tcy + 20	_	—	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronous, with prescaler		2 Tcy + 40	_	—	ns	N = prescale value (1, 8, 64, 256)	
TC20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Incre- ment			0.75 Tcy + 40		1.75 Tcy + 40	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

FIGURE 24-21: ECAN™ MODULE I/O TIMING CHARACTERISTICS




TABLE 24-38: ECAN™ MODULE I/O TIMING REQUIREMENTS

				d Operat otherwis	se stated	l) ∙40°C ≤ T	3.0V to 3.6V $A \le +85^{\circ}C$ for Industrial $A \le +125^{\circ}C$ for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	—		_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	_		_	ns	See parameter D031
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120	—	l	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур ⁽²⁾	Max.	Units	Conditions		
		Clock	Paramete	ers ⁽¹⁾					
AD50	Tad	ADC Clock Period	117.6			ns	_		
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	—		
		Con	version R	ate					
AD55	tCONV	Conversion Time		14 Tad		ns	_		
AD56	FCNV	Throughput Rate	_		500	ksps	_		
AD57	TSAMP	Sample Time	3 Tad			_	_		
	•	Timir	g Parame	ters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 Tad	_	3.0 Tad		Auto convert trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 TAD	—	3.0 Tad		_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	_	_	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	_		20	μS	_		

TABLE 24-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS


Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: tDPU is the time required for the ADC module to stabilize when it is turned on (AD1CON1<ADON> = 1). During this time, the ADC result is indeterminate.


27.0 PACKAGING INFORMATION

27.1 Package Marking Information



100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

NOTES: