

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp206a-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Vector	Interrupt Request (IRO)			Interrupt Source		
Number	Number	IVI Address	AIVI Address	Interrupt Source		
8	0	0x000014	0x000114	INT0 – External Interrupt 0		
9	1	0x000016	0x000116	IC1 – Input Capture 1		
10	2	0x000018	0x000118	OC1 – Output Compare 1		
11	3	0x00001A	0x00011A	T1 – Timer1		
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0		
13	5	0x00001E	0x00011E	IC2 – Input Capture 2		
14	6	0x000020	0x000120	OC2 – Output Compare 2		
15	7	0x000022	0x000122	T2 – Timer2		
16	8	0x000024	0x000124	T3 – Timer3		
17	9	0x000026	0x000126	SPI1E – SPI1 Error		
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done		
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver		
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter		
21	13	0x00002E	0x00012E	ADC1 – Analog-to-Digital Converter 1		
22	14	0x000030	0x000130	DMA1 – DMA Channel 1		
23	15	0x000032	0x000132	Reserved		
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events		
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events		
26	18	0x000038	0x000138	Reserved		
27	19	0x00003A	0x00013A	CN - Change Notification Interrupt		
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1		
29	21	0x00003E	0x00013E	ADC2 – Analog-to-Digital Converter 2		
30	22	0x000040	0x000140	IC7 – Input Capture 7		
31	23	0x000042	0x000142	IC8 – Input Capture 8		
32	24	0x000044	0x000144	DMA2 – DMA Channel 2		
33	25	0x000046	0x000146	OC3 – Output Compare 3		
34	26	0x000048	0x000148	OC4 – Output Compare 4		
35	27	0x00004A	0x00014A	T4 – Timer4		
36	28	0x00004C	0x00014C	T5 – Timer5		
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2		
38	30	0x000050	0x000150	U2RX – UART2 Receiver		
39	31	0x000052	0x000152	U2TX – UART2 Transmitter		
40	32	0x000054	0x000154	SPI2E – SPI2 Error		
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done		
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready		
43	35	0x00005A	0x00015A	C1 – ECAN1 Event		
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3		
45	37	0x00005E	0x00015E	IC3 – Input Capture 3		
46	38	0x000060	0x000160	IC4 – Input Capture 4		
47	39	0x000062	0x000162	IC5 – Input Capture 5		
48	40	0x000064	0x000164	IC6 – Input Capture 6		
49	41	0x000066	0x000166	OC5 – Output Compare 5		
50	42	0x000068	0x000168	OC6 – Output Compare 6		
51	43	0x00006A	0x00016A	OC7 – Output Compare 7		
52	44	0x00006C	0x00016C	OC8 – Output Compare 8		
53	45	0x00006E	0x00016E	Reserved		

TABLE 7-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	DMA4 – DMA Channel 4
55	47	0x000072	0x000072 0x000172 T6 – Timer6	
56	48	0x000074	0x000174	T7 – Timer7
57	49	0x000076	0x000176	SI2C2 – I2C2 Slave Events
58	50	0x000078	0x000178	MI2C2 – I2C2 Master Events
59	51	0x00007A	0x00017A	T8 – Timer8
60	52	0x00007C	0x00017C	T9 – Timer9
61	53	0x00007E	0x00017E	INT3 – External Interrupt 3
62	54	0x000080	0x000180	INT4 – External Interrupt 4
63	55	0x000082	0x000182	C2RX – ECAN2 Receive Data Ready
64	56	0x000084	0x000184	C2 – ECAN2 Event
65-68	57-60	0x000086-0x00008C	0x000186-0x00018C	Reserved
69	61	0x00008E	0x00018E	DMA5 – DMA Channel 5
70-72	62-64	0x000090-0x000094	0x000190-0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	U2E – UART2 Error
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	69	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	70	0x0000A0	0x0001A0	C1TX – ECAN1 Transmit Data Request
79	71	0x0000A2	0x0001A2	C2TX – ECAN2 Transmit Data Request
80-125	72-117	0x0000A4-0x0000FE	0x0001A4-0x0001FE	Reserved

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error Trap
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 3	CNIF: Input Change Notification Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
		_	_	_	_	_	_			
bit 15					•	•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF				
bit 7					•		bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15-8	Unimplemen	ted: Read as '	0'							
bit 7	C2TXIF: ECA	N2 Transmit D	ata Request I	nterrupt Flag S	Status bit					
	1 = Interrupt r	1 = Interrupt request has occurred								
	0 = Interrupt r	0 = Interrupt request has not occurred								
bit 6	C1TXIF: ECA	N1 Transmit D	ata Request I	nterrupt Flag S	Status bit					
	1 = Interrupt r	= Interrupt request has occurred								
		request has not	t occurred							
bit 5	DMA7IF: DM	A Channel 7 Da	ata Transfer (Complete Interr	rupt Flag Status	bit				
	\perp = Interrupt r	request has occ	currea t occurred							
hit 4	DMAGIE: DMA Channel 6 Data Transfer Complete Interrunt Flag Status hit									
bit 4	1 = Interrupt r	request has occ	curred		upt i lug otatus	bit				
	0 = Interrupt r	request has not	toccurred							
bit 3	Unimplemented: Read as '0'									
bit 2	U2EIF: UART2 Error Interrupt Flag Status bit									
	1 = Interrupt r	1 = Interrupt request has occurred								
	0 = Interrupt r	request has not	t occurred							
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit						
	1 = Interrupt r	request has occ	curred							
	0 = Interrupt r	request has not	t occurred							
bit 0	Unimplemen	Unimplemented: Read as '0'								

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC7IP<2:0>		_		OC6IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC5IP<2:0>		—		IC6IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12	OC7IP<2:0>: Output Compare Channel 7 Interrupt Priority bits						
	111 = Interr	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interrupt source is disabled						
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8	OC6IP<2:0	>: Output Compa	re Channel 6	6 Interrupt Prior	ity bits		
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	OC5IP<2:0	>: Output Compa	re Channel 5	5 Interrupt Prior	ity bits		
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 3	Unimpleme	ented: Read as 'o)'				
bit 2-0	IC6IP<2:0>	: Input Capture C	hannel 6 Inte	errupt Priority b	oits		
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	upt source is disa	abled				

REGISTER 7-29: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—		C2IP<2:0>	
bit 7							bit 0
Lagandi							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3	Unimplemented: Read as '0'
----------	----------------------------

- C2IP<2:0>: ECAN2 Event Interrupt Priority bits
 - 111 = Interrupt is priority 7 (highest priority interrupt)
 - •

bit 2-0

- •
- 001 = Interrupt is priority 1
- 000 = Interrupt source is disabled

REGISTER 7-30: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	—	—		—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	DMA5IP<2:0>			—	—	—	—
bit 7				bit 0			
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-7	Unimplement	ted: Read as '	0'				
bit 6-4 DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits							
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>							
	•						

001 = Interrupt is priority 1 000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

REGISTER 8-1:	DMAxCON: DMA CHANNEL x CONTROL REGISTER
---------------	---

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
CHEN	SIZE	DIR	HALF	NULLW	-	_	-		
bit 15							bit 8		
<u> </u>									
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
	_	AMOD	E<1:0>	_		MODE<1:0>			
bit 7							bit 0		
Legend:	L:1		L:4		mantad bit waad	aa (0)			
R = Readable		0^{2} = Orimplemented bit, read as 0 (4) = Dit is set 0^{2} = Dit is cleared $x = \text{Dit is upkn}$							
	UK	I - DILIS SEL	IOWII						
bit 15	CHEN: Chanr	nel Enable bit							
	1 = Channel e	enabled							
	0 = Channel o	disabled							
bit 14	SIZE: Data Tr	ansfer Size bit							
	1 = Byte								
bit 13	DIR: Transfer	Direction bit (s	source/destina	ation bus selec	t)				
bit 10	1 = Read from DMA RAM address, write to peripheral address								
	0 = Read from peripheral address, write to DMA RAM address								
bit 12	HALF: Early Block Transfer Complete Interrupt Select bit								
	1 = Initiate block transfer complete interrupt when half of the data has been moved								
bit 11	U = millale block transfer complete interrupt when all of the data has been moved NULLIW: Null Data Peripheral Write Mode Select bit								
DIL TT	1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)								
	0 = Normal op	peration							
bit 10-6	Unimplemented: Read as '0'								
bit 5-4	AMODE<1:0>: DMA Channel Operating Mode Select bits								
	11 = Reserve	d							
	10 = Peripher	al Indirect Add	ressing mode it Post-Increm	ent mode					
	00 = Register	Indirect with F	Post-Incremen	t mode					
bit 3-2	Unimplemented: Read as '0'								
bit 1-0	MODE<1:0>:	DMA Channel	Operating Mo	ode Select bits	i				
	11 = One-Sho	ot, Ping-Pong r	nodes enable	d (one block tr	ansfer from/to e	ach DMA RAM	buffer)		
	$\pm 0 = \text{Continuo}$ 01 = One-Sho	ous, Ping-Pong ot, Ping-Pong r	j modes enab nodes disable	ied ed					
	00 = Continuo	ous, Ping-Pong	modes disab	led					

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", Section 13. "Output Compare" (DS70209), which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_		—	—	—	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SJ	W<1:0>			BRP<5:0>					
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable bit		U = Unimplemented bit, read		d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplemen	ted: Read as '	0'						
bit 7-6	SJW<1:0>: Synchronization Jump Width bits								
	11 = Length i	11 = Length is 4 x TQ							
	10 = Length i	$10 = \text{Length is } 3 \times \text{TQ}$							
	01 = Length i	$01 = \text{Length} \text{ is } 2 \times 1 \text{Q}$							
bit 5-0	BPP-5.05.	Baud Pate Pres	color hite						
Dit 3-0	11 1111 - T	DRF < 3.02. Datu Rate Plestate Dits							
	•	$\mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} = \mathbf{I} \mathbf{Q} - \mathbf{Z} \mathbf{X} \mathbf{U}^{4} \mathbf{X} \mathbf{I} / \mathbf{F} \mathbf{C} \mathbf{A} \mathbf{N}$							
	•								
	•								
	00 0010 = T	o = 2 x 3 x 1/F	CAN						
	00 0001 = T	$Q = 2 \times 2 \times 1/F$	CAN						
	00 0000 = T	00 0000 = Tq = 2 x 1 x 1/Fcan							

REGISTER 19-9: CiCFG1: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 1

REGISTER 19-14: CIBUFPNT3: ECAN™ MODULE FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F11BP<3:0>			F10BP<3:0>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F9BF	°<3:0>			F8B	P<3:0>			
bit 7							bit 0		
L -							1		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	x = Bit is unknown		
bit 15-12	F11BP<3:0> 1111 = Filte 1110 = Filte • • • • • •	 RX Buffer Wri r hits received ir r hits received ir r hits received ir 	tten when Fil n RX FIFO bu n RX Buffer 1 n RX Buffer 1	ter 11 Hits bits ıffer 4					
	0000 = Filte	r hits received ir	n RX Buffer 0						
bit 11-8	F10BP<3:0> 1111 = Filte 1110 = Filte •	 RX Buffer Wri r hits received ir r hits received ir 	tten when Fil າ RX FIFO bu າ RX Buffer 1	ter 10 Hits bits ıffer 4					
	•								
	0001 = Filte 0000 = Filte	r hits received ir r hits received ir	n RX Buffer 1 n RX Buffer 0						
bit 7-4	F9BP<3:0>: 1111 = Filte 1110 = Filte •	RX Buffer Writt r hits received ir r hits received ir	en when Filte n RX FIFO bu n RX Buffer 1	er 9 Hits bits ıffer 4					
	• 0001 = Filte 0000 = Filte	r hits received ir r hits received ir	n RX Buffer 1 n RX Buffer 0						
bit 3-0	F8BP<3:0>: 1111 = Filte 1110 = Filte •	RX Buffer Writt r hits received ir r hits received ir	en when Filte n RX FIFO bu n RX Buffer 1	er 8 Hits bits ıffer 4					
	• 0001 = Filte 0000 = Filte	r hits received ir r hits received ir	n RX Buffer 1 n RX Buffer 0						

Bit Field	Register	RTSP Effect	Description
IESO	FOSCSEL	Immediate	Internal External Start-up Option bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Reserved 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
PLLKEN	FWDT	Immediate	PLL Lock Enable bit 1 = Clock switch to PLL source will wait until the PLL lock signal is valid. 0 = Clock switch will not wait for the PLL lock signal.
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •

TABLE 21-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C.DC.N.OV.Z
43	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	- 01	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	. 1	1	None
		PUSH D	Wns	Push $W(ns)$: $W(ns + 1)$ to Top-of-Stack (TOS)	1	2	None
		PUSH S		Push Shadow Registers	1	1	None
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO Sleen
-			2011 - F	a star star star star star star star sta	· ·	· ·	, P

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)



FIGURE 24-15: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS