

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 32x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp210a-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **PIC24H PRODUCT FAMILIES**

The PIC24H Family of devices is ideal for a wide variety of 16-bit MCU embedded applications. The device names, pin counts, memory sizes and peripheral availability of each device are listed below, followed by their pinout diagrams.

# **PIC24H Family Controllers**

Device	Pins	Program Flash Memory (KB)	RAM <sup>(1)</sup> (KB)	DMA Channels	Timer 16-bit	Input Capture	Output Compare Std. PWM	Codec Interface	ADC	UART	SPI	I <sup>2</sup> C <sup>TM</sup>	CAN	I/O Pins (Max) <sup>(2)</sup>	Packages
PIC24HJ64GP206A	64	64	8	8	9	8	8	0	1 ADC, 18 ch	2	2	1	0	53	PT, MR
PIC24HJ64GP210A	100	64	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ64GP506A	64	64	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	1	53	PT, MR
PIC24HJ64GP510A	100	64	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	1	85	PF, PT
PIC24HJ128GP206A	64	128	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ128GP210A	100	128	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ128GP506A	64	128	8	8	9	8	8	0	1 ADC, 18 ch	2	2	2	1	53	PT, MR
PIC24HJ128GP510A	100	128	8	8	9	8	8	0	1 ADC, 32 ch	2	2	2	1	85	PF, PT
PIC24HJ128GP306A	64	128	16	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ128GP310A	100	128	16	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ256GP206A	64	256	16	8	9	8	8	0	1 ADC, 18 ch	2	2	2	0	53	PT, MR
PIC24HJ256GP210A	100	256	16	8	9	8	8	0	1 ADC, 32 ch	2	2	2	0	85	PF, PT
PIC24HJ256GP610A	100	256	16	8	9	8	8	0	2 ADC, 32 ch	2	2	2	2	85	PF, PT

Note 1: RAM size is inclusive of 2 Kbytes DMA RAM.

2: Maximum I/O pin count includes pins shared by the peripheral functions.

# 3.3 CPU Control Registers

## REGISTER 3-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
	_	_	_				DC			
bit 15							bit 8			
R/W-0 <sup>(1)</sup>	R/W-0 <sup>(2)</sup>	R/W-0 <sup>(2)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPL<2:0> <sup>(2)</sup>		RA	Ν	OV	Z	С			
bit 7							bit (			
Legend:										
C = Clear only	y bit	R = Readabl	e bit	U = Unimplei	mented bit, read	l as '0'				
S = Set only b	bit	W = Writable	bit	-n = Value at	POR					
'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown								
bit 15-9	Unimpleme	nted: Read as	ʻ0'							
bit 8	DC: MCU AL	DC: MCU ALU Half Carry/Borrow bit								
	•		low-order bit (	for byte sized	data) or 8th low-	order bit (for wo	ord sized data			
		sult occurred	14b law and an k	it (far buta aim	ad data) as Oth	law and an bit (	for word since			
				Dit (for byte siz	ed data) or 8th	iow-order bit (	for word sized			
bit 7-5		data) of the result occurred IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup>								
		111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled								
	110 = CPU I	nterrupt Priority	/Level is 6 (14	+)						
		nterrupt Priority								
		nterrupt Priority								
		nterrupt Priority								
		nterrupt Priority								
		nterrupt Priority								
bit 4	RA: REPEAT	Loop Active bi	t							
		loop in progres								
bit 3		J Negative bit	-							
	1 = Result w	as negative								
1.11.0		as non-negativ		tive)						
bit 2		U Overflow bit								
		0	· ·	omplement). It	indicates an ove	erflow of the ma	agnitude whici			
	causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)									
	0 = No overf		.g							
bit 1	Z: MCU ALU	I Zero bit								
	•				e time in the pa		oult)			
bit 0		J Carry/Borrow		Jo line ∠ Dil Na	s cleared it (i.e.,	a 11011-2010 10	suit)			
2.00				oit (MSb) of the	e result occurred	1				
		-out from the M				-				
					RCON<3>) to for					
	rel. The value in parentheses indicates the IPL if IPL $\langle 3 \rangle = 1$ . User interrupts are disabled when $\langle 3 \rangle = 1$ .									

2: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

# TABLE 4-15: ADC1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>	:	SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0>	>			CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC				S	AMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_				_	CH123	NB<1:0>	CH123SB	—	—				CH123	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB				CI	+0SB<4:0>	>		CH0NA	—			C	CH0SA<4:0	)>		0000
AD1PCFGH <sup>(1)</sup>	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH(1)	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_				_			—	—	—				-	DMABL<2:	0>	0000
Reserved	0334- 033E	_	_		_				_	—	_		_	_	_	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: Not all ANx inputs are available on all devices. See the device pin diagrams for available ANx inputs.

### TABLE 4-16: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								xxxx
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	_	AD12B	FORI	VI<1:0>	:	SSRC<2:0	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362	Y	VCFG<2:0>	>	—		CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	_	_		S	AMC<4:0>						ADC	S<7:0>				0000
AD2CHS123	0366	_	_	_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	_	_	CH123	NA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB	_	_	_		CH0S	B<3:0>		CH0NA	_	_	_		CH0S	A<3:0>		0000
Reserved	036A	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	_	_	_	_	_	_	_	_	_	_	_	_	_	I	DMABL<2:	0>	0000
Reserved	0374- 037E	—	—	—	—		—		—	_	—	—	—	—	_	—	—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

# TABLE 4-28: PORTE REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	—	_		_	_	_	_		TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
PORTE	02DA	_	-	_	_	-	-		_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02DC	_	_	_	_	_	_	_	-	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-29: PORTF REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	_	_	TRISF13	TRISF12	—	_	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	_	_	RF13	RF12	—	_	-	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
LATF	02E2	_	_	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
ODCF <sup>(2)</sup>	06DE	-	-	ODCF13	ODCF12		-		ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

# TABLE 4-30: PORTG REGISTER MAP<sup>(1)</sup>

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	02E4	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_		TRISG3	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02E6	RG15	RG14	RG13	RG12	_	-	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
LATG	02E8	LATG15	LATG14	LATG13	LATG12	_	-	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
ODCG <sup>(2)</sup>	06E4	ODCG15	ODCG14	ODCG13	ODCG12	-	_	ODCG9	ODCG8	ODCG7	ODCG6	_	-	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

**Note** 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

# TABLE 4-34: FUNDAMENTAL ADDRESSING MODES SUPPORTED

### 4.3.3 MOVE INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all	instructi	ons	suppo	ort	all	the
	Addressi	ng mo	des	give	n	ab	ove.
	Individua	l instru	ction	s ma	ay	sup	port
	different	subsets	of	these	Ado	dres	sing
	modes.						

#### 4.3.4 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

# 4.4 Interfacing Program and Data Memory Spaces

The PIC24HJXXXGPX06A/X08A/X10A architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJXXXGPX06A/X08A/X10A architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

## 4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

# REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	<ol> <li>Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

# 8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "Direct Memory Access (DMA)" (DS70182) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and, therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJXXXGPX06A/X08A/X10A peripherals that can utilize DMA are listed in Table 8-1 along with their associated Interrupt Request (IRQ) numbers.

## TABLE 8-1: PERIPHERALS WITH DMA SUPPORT

Peripheral	IRQ Number
INTO	0
Input Capture 1	1
Input Capture 2	5
Output Compare 1	2
Output Compare 2	6
Timer2	7
Timer3	8
SPI1	10
SPI2	33
UART1 Reception	11
UART1 Transmission	12
UART2 Reception	30
UART2 Transmission	31
ADC1	13
ADC2	21
ECAN1 Reception	34
ECAN1 Transmission	70
ECAN2 Reception	55
ECAN2 Transmission	71

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- · Word or byte sized data transfers
- Transfers from peripheral to DMA RAM or DMA RAM to peripheral
- Indirect Addressing of DMA RAM locations with or without automatic post-increment
- Peripheral Indirect Addressing In some peripherals, the DMA RAM read/write addresses may be partially derived from the peripheral
- One-Shot Block Transfers Terminating DMA transfer after one block transfer
- Continuous Block Transfers Reloading DMA RAM buffer start address after every block transfer is complete
- Ping-Pong Mode Switching between two DMA RAM start addresses between successive block transfers, thereby filling two buffers alternately
- Automatic or manual initiation of block transfers
- Each channel can select from 19 possible sources of data sources or destinations

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

# 10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features of the PIC24HJXXXGPX06A/X08A/X10A family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) of "dsPIC33F/PIC24H Familv the Reference Manual", which is available site the from Microchip web (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJXXXGPX06A/X08A/X10A devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJXXXGPX06A/X08A/X10A devices can manage power consumption in four different ways:

- · Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

# 10.1 Clock Frequency and Clock Switching

PIC24HJXXXGPX06A/X08A/X10A devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 9.0** "Oscillator Configuration".

## 10.2 Instruction-Based Power-Saving Modes

PIC24HJXXXGPX06A/X08A/X10A devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

## 10.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation is disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep, the processor restarts with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE\_MODE ; Put the device into IDLE mode

# REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	<b>OC4MD:</b> Output Compare 4 Module Disable bit
	<ul><li>1 = Output Compare 4 module is disabled</li><li>0 = Output Compare 4 module is enabled</li></ul>
bit 2	<b>OC3MD:</b> Output Compare 3 Module Disable bit
	<ul><li>1 = Output Compare 3 module is disabled</li><li>0 = Output Compare 3 module is enabled</li></ul>
bit 1	<b>OC2MD:</b> Output Compare 2 Module Disable bit
	<ul><li>1 = Output Compare 2 module is disabled</li><li>0 = Output Compare 2 module is enabled</li></ul>
bit 0	<b>OC1MD:</b> Output Compare 1 Module Disable bit
	<ul><li>1 = Output Compare 1 module is disabled</li><li>0 = Output Compare 1 module is enabled</li></ul>

# 11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "**Pin Diagrams**" section for the available pins and their functionality.

# 11.3 Configuring Analog Port Pins

The use of the ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the Analog-to-Digital port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

# 11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

# 11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJXXXGPX06A/X08A/X10A devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

## EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	OxFF00, WO	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

NOTES:

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
		ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN		
bit 15							bit 8		
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0		
IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF		
bit 7							bit (		
Legend:		C = Clear on	y bit						
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-14	Unimplomon	ted. Dood oo '	0'						
bit 13	-	i <b>ted:</b> Read as ' mitter in Error		hit					
bit 15		er is in Bus Of		bit					
	0 = Transmitt	er is not in Bus	s Off state						
bit 12		mitter in Error		sive bit					
		er is in Bus Pa		_					
bit 11		er is not in Bus ver in Error Sta							
		is in Bus Pass		vebil					
	0 = Receiver	is not in Bus P	assive state						
bit 10		nsmitter in Erro		ng bit					
		er is in Error W							
bit 9	<ul> <li>0 = Transmitter is not in Error Warning state</li> <li>RXWAR: Receiver in Error State Warning bit</li> </ul>								
DIL 9		is in Error War	-	DIL					
		is not in Error							
bit 8	EWARN: Trai	nsmitter or Red	ceiver in Error	State Warning	bit				
		er or receiver i		0					
<b>b</b> # 7		er or receiver i		•					
bit 7		I Message Rec request has oc		of Flag bit					
	•	request has no							
bit 6	WAKIF: Bus	Wake-up Activ	ity Interrupt F	ag bit					
		request has oc							
64 F	•	request has no				h =)			
bit 5				ources in Clin	F<13:8> regist	(er)			
		request has oc request has no							
bit 4	-	ted: Read as '							
bit 3	•	Almost Full In		it					
	1 = Interrupt i	request has oc	curred						
	•	request has no							
bit 2		Buffer Overflo	•	ag bit					
		request has oc request has no							
bit 1		ffer Interrupt F							
		request has oc							
		request has no							
1.1.0	TDIE. TV Duf								
bit 0		fer Interrupt Fla							
DIT U	1 = Interrupt i	request has oc request has no	curred						

## **REGISTER 19-10:** CiCFG2: ECAN™ MODULE BAUD RATE CONFIGURATION REGISTER 2

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	
—	WAKFIL	—	_	_	SEG2PH<2:0>			
bit 15							bit 8	

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SEG2PHTS	SAM	SEG1PH<2:0>				PRSEG<2:0>	
bit 7							bit 0

R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 15       Unimplemented: Read as '0'         bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ	Legend:				
bit 15       Unimplemented: Read as '0'         bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ	R = Readabl	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'
bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point       0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits	-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 14       WAKFIL: Select CAN bus Line Filter for Wake-up bit         1 = Use CAN bus line filter for wake-up       0 = CAN bus line filter is not used for wake-up         bit 13-11       Unimplemented: Read as '0'         bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point       0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits	bit 15	Unimplem	ented: Read as '0'		
1 = Use CAN bus line filter for wake-up         0 = CAN bus line filter is not used for wake-up         bit 13-11         Unimplemented: Read as '0'         bit 10-8         SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ         000 = Length is 1 x TQ         bit 7         SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable         0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6         SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3         SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ		-		for Wake-up bit	
bit 10-8       SEG2PH<2:0>: Phase Buffer Segment 2 bits         111 = Length is 8 x TQ       000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ		1 = Use CA	N bus line filter for wake-u	ib	
111 = Length is 8 x TQ         000 = Length is 1 x TQ         bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable         0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH         2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ	bit 13-11	Unimplem	ented: Read as '0'		
bit 7       SEG2PHTS: Phase Segment 2 Time Select bit         1 = Freely programmable       0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point       0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         11 = Length is 8 x TQ	bit 10-8	SEG2PH<2	2:0>: Phase Buffer Segme	ent 2 bits	
1 = Freely programmable         0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate         bit 6       SAM: Sample of the CAN bus Line bit         1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         11 = Length is 8 x Tq		111 = Leng	th is 8 x TQ		
<ul> <li>0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greate</li> <li>bit 6</li> <li>SAM: Sample of the CAN bus Line bit</li> <li>1 = Bus line is sampled three times at the sample point</li> <li>0 = Bus line is sampled once at the sample point</li> <li>bit 5-3</li> <li>SEG1PH&lt;2:0&gt;: Phase Buffer Segment 1 bits</li> <li>111 = Length is 8 x TQ</li> </ul>	bit 7	SEG2PHTS	S: Phase Segment 2 Time	Select bit	
1 = Bus line is sampled three times at the sample point         0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ			•	rmation Processing Time (IPT	), whichever is greater
0 = Bus line is sampled once at the sample point         bit 5-3       SEG1PH<2:0>: Phase Buffer Segment 1 bits         111 = Length is 8 x TQ	bit 6	SAM: Sam	ple of the CAN bus Line b	it	
111 = Length is $8 \times T_Q$					
5	bit 5-3	SEG1PH<2	2:0>: Phase Buffer Segme	ent 1 bits	
			,		
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits	bit 2-0	PRSEG<2:	0>: Propagation Time Seg	gment bits	
111 = Length is 8 x TQ 000 = Length is 1 x TQ		-	*		

© 2009-2012 Microchip Technology Inc.

# REGISTER 19-14: CIBUFPNT3: ECAN™ MODULE FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BF	°<3:0>			F10B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP	<3:0>			F8BF	P<3:0>	
bit 7							bit (
Legend:							
R = Readable		W = Writable		U = Unimpleme			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unk	nown
bit 15-12	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	n RX FIFO bi	uffer			
	•						
		hits received ir hits received ir					
bit 11-8	1111 = Filter	: RX Buffer Wri hits received ir hits received ir	n RX FIFO bi	uffer			
	•						
	•						
	•						
		hits received ir hits received ir					
bit 7-4	1111 = Filter	RX Buffer Writt hits received in hits received in	n RX FIFO bi	uffer			
	•						
	•						
		hits received ir hits received ir					
bit 3-0	F8BP<3:0>: 1111 = Filter	RX Buffer Writt hits received ir hits received ir	en when Filten RX FIFO be	er 8 Hits bits uffer			
	•						
	•						
	0001 = Filter 0000 = Filter	hits received in					

Base Instr #	Assembly Mnemonic			# of Words	# of Cycles	Status Flags Affected	
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

#### TABLE 22-2: INSTRUCTION SET OVERVIEW

© 2009-2012 Microchip Technology Inc.

DC CHA	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No. Symbol Characteristic			Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DI60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (5,8)	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VcAP, SOSCI, SOSCO, and RB11
DI60b	Іісн	Input High Injection Current	0	_	+5 <sup>(6,7,8)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB11, and all 5V tolerant pins <sup>(7)</sup>
DI60c	∑ ІІСТ	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(9)</sup>	_	+20 <sup>(9)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \Sigma$ IICT


### TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

# FIGURE 24-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




### TABLE 24-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operati (unless otherwis Operating temper	<b>e stated)</b> ature   -40°C ≤  T	. <b>0V to 3.6V</b> Ā ≤ +85°C Ā ≤ +125°C	for Indus	
Param No. Symbol Character			ristic <sup>(1)</sup>	Min	Мах	Units	Conditions
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20	_	ns	
			With Prescaler	10	_	ns	
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	_
			With Prescaler	10	_	ns	
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)

**Note 1:** These parameters are characterized but not tested in manufacturing.

## FIGURE 24-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



## TABLE 24-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
OC10	TccF	OCx Output Fall Time	—	—	_	ns	See parameter D032	
OC11	TccR	OCx Output Rise Time	—	—	—	ns	See parameter D031	

**Note 1:** These parameters are characterized but not tested in manufacturing.


AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	_	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	_	
IS20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from 10 to 400 pF	
			400 kHz mode	20 + 0.1 Св	300	ns		
			1 MHz mode <sup>(1)</sup>	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode <sup>(1)</sup>	_	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	_	
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode <sup>(1)</sup>	100	—	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	—	μS	_	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode <sup>(1)</sup>	0	0.3	μS		
IS30	Tsu:sta	Start Condition Setup Time	100 kHz mode	4.7		μS	Only relevant for Repeated Start condition	
1000			400 kHz mode	0.6		μS		
			1 MHz mode <sup>(1)</sup>	0.25		μS		
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4.0		μS		
IS31			400 kHz mode	0.6		μS		
			1 MHz mode <sup>(1)</sup>	0.25		μS		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	_	
		Setup Time	400 kHz mode	0.6		μS		
			1 MHz mode <sup>(1)</sup>	0.6		μS		
IS34	Thd:sto	Stop Condition Hold Time	100 kHz mode	4000		ns	_	
			400 kHz mode	600		ns		
			1 MHz mode <sup>(1)</sup>	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode <sup>(1)</sup>	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free before a new transmission can start	
			400 kHz mode	1.3	_	μS		
			1 MHz mode <sup>(1)</sup>	0.5	_	μS		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_	

## TABLE 24-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).



### FIGURE 24-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Revision Level Tape and Reel FI Temperature Rar	amily – y Size (  ag (if a nge	b) PIC24HJ64GP506AI/PT-ES: General-purpose PIC24H, 64 KB program memory, 64-pin, Industrial temp.,	
Architecture:	24	16-bit Microcontroller	
Flash Memory Family:	HJ	Flash program memory, 3.3V, High-speed	
Product Group:	GP2 GP3 GP5 GP6	General purpose family General purpose family General purpose family General purpose family	
Pin Count:	06 10	64-pin 100-pin	
Temperature Range:	I E H	-40°C to+85°C(Industrial) -40°C to+125°C(Extended) -40°C to+150°C(High)	
Package:	PT PF MR	10x10 or 12x12 mm TQFP (Thin Quad Flatpack) 14x14 mm TQFP (Thin Quad Flatpack) 9x9x0.9 mm QFN (Thin Quad Flatpack)	
Pattern:	Three-c (blank c ES	QTP, SQTP, Code or Special Requirements wise) Engineering Sample	