

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	53
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp506a-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	D15 D0	
	W0/WREG	PUSH.S Shadow
	W1	
	W2	oo Shadow
	W3 Le	egend
	W4	0
	W5	
	W6	
	W7	
	W8 Working Register	S
	W9	
	W10	
	W11	
	W12	
	W13	
	W14/Frame Pointer	
	W15/Stack Pointer	
	SPLIM Stack Pointer Limit Reg	ister
	0 Program Counter	
7 0 PSVPAG Pro	gram Space Visibility Page Address	
	RCOUNT REPEAT Loop Counter	
	15 0 CORCON Core Configuration Reg	gister
	DC IPL2 IPL1 IPL0 RA N OV Z C STATUS	Register
	SRL SRL	
— — — — — — — ▲ SRH — SRH		
— — — — — — ▲ SRH — S		

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the page (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - Perform a dummy table write operation (TBLWTL) to any address within the page that needs to be erased.
 - d) Write 0x55 to NVMKEY.
 - e) Write 0xAA to NVMKEY.
 - f) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA<15:0> pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

Note: A program memory page erase operation is set up by performing a dummy table write (TBLWTL) operation to any address within the page. This methodology is different from the page erase operation on dsPIC30F/33F devices in which the erase page was selected using a dedicated pair of registers (NVMADRU and NVMADR).

REGISTER 7-32: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—		C2TXIP<2:0>		—		C1TXIP<2:0>			
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
		DMA7IP<2:0>		—		DMA6IP<2:0>			
bit 7							bit		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimple	mented bit, re	ad as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
bit 15	Unimplemer	nted: Read as 'd)'						
bit 14-12	-	>: ECAN2 Trans		quest Interrupt	Priority bits				
		ipt is priority 7 (ł							
	•								
	•								
	001 = Interru	pt is priority 1							
		pt source is disa	abled						
bit 11	Unimplemer	nted: Read as 'd)'						
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits								
	111 = Interru	ipt is priority 7 (ł	nighest priorit	y interrupt)					
	•								
	•								
	• 001 = Interru	pt is priority 1							
		ipt source is disa	abled						
bit 7	Unimplemer	nted: Read as '0)'						
bit 6-4	DMA7IP<2:0	>: DMA Channe	el 7 Data Trar	nsfer Complete	e Interrupt Pric	ority bits			
	111 = Interru	ıpt is priority 7 (ł	nighest priorit	y interrupt)					
	•								
	•								
	• 001 = Interru	pt is priority 1							
		ipt source is disa	abled						
bit 3		nted: Read as '0							
bit 2-0	DMA6IP<2:0	>: DMA Channe	el 6 Data Trar	nsfer Complete	e Interrupt Pric	ority bits			
		ipt is priority 7 (h				5			
	•								
	•								
	• 001 = Interru	unt in priority 1							

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER
--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
CHEN	SIZE	DIR	HALF	NULLW	—		—		
pit 15							bit		
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
_		-	E<1:0>		_	MODE			
bit 7							bit		
Logondu									
Legend: R = Readabl	e hit	W = Writable	bit	U = Unimplem	onted hit rea	d as '0'			
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr			
	FUR				areu		IOWII		
bit 15	CHEN: Chan	nel Enable bit							
	1 = Channel	enabled							
	0 = Channel	disabled							
bit 14	SIZE: Data T	ransfer Size bi	t						
	1 = Byte 0 = Word								
bit 13	DIR: Transfer Direction bit (source/destination bus select)								
				to peripheral ado o DMA RAM ado					
bit 12	HALF: Early	IALF: Early Block Transfer Complete Interrupt Select bit							
				ipt when half of t ipt when all of th					
bit 11		l Data Peripher	-	-					
		write to periph		n to DMA RAM v	write (DIR bit	must also be cle	ar)		
bit 10-6	Unimplemer	ted: Read as	0'						
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating I	Mode Select bits	5				
	11 = Reserve								
		ral Indirect Add							
		r Indirect witho r Indirect with F							
bit 3-2	Unimplemer	nted: Read as '	0'						
oit 1-0	MODE<1:0>	: DMA Channe	I Operating M	ode Select bits					
	11 = One-Sh 10 = Continu			ed (one block tra	nsfer from/to	each DMA RAM	buffer)		
		ot, Ping-Pong							

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 2	 XWCOL2: Channel 2 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1					
_	_	_	—		LSTC	+<3:0>						
bit 15							bit 8					
	D 0				D 0		D 0					
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0					
bit 7							bit 0					
Legend:												
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown					
bit 15-12	Unimplemen	ted: Read as '	0'									
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active b	oits								
			s occurred sin	ce system Res	et							
	1110-1000 =	Reserved		annol 7								
		ata transfer wa										
		lata transfer wa										
		data transfer wa										
		0011 = Last data transfer was by DMA Channel 3										
		0010 = Last data transfer was by DMA Channel 2 0001 = Last data transfer was by DMA Channel 1										
bit 7		00 = Last data transfer was by DMA Channel 0 ST7: Channel 7 Ping-Pong Mode Status Flag bit										
		B register selec										
		A register selec										
bit 6		inel 6 Ping-Por	-	s Flag bit								
		B register select A register select										
bit 5	PPST5: Chan	nel 5 Ping-Por	ng Mode Statu	s Flag bit								
		B register selec										
		A register selec										
bit 4		inel 4 Ping-Por	-	s Flag bit								
		B register select A register select										
bit 3	PPST3: Chan	nel 3 Ping-Por	ng Mode Statu	s Flag bit								
		B register selec A register selec										
bit 2	 DMA3STA register selected PPST2: Channel 2 Ping-Pong Mode Status Flag bit 											
	1 = DMA2ST	B register selec	cted									
		A register selec		— , ,,,								
bit 1		inel 1 Ping-Por	-	s Flag bit								
		B register seled A register seled										
bit 0	PPST0: Chan	nel 0 Ping-Por	ng Mode Statu	s Flag bit								
		B register seled	-									

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at PO	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	_	—	_	_	_
pit 15							bit
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	_	—	—	—	FRMDLY	—
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15	1 = Framed S		abled (SSx p	oin used as fram		input/output)	
bit 15	1 = Framed S	SPIx support en	abled (SSx p	oin used as fram		input/output)	
bit 15 bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran	SPIx support en SPIx support dis me Sync Pulse	abled (<mark>SSx</mark> p abled Direction Co			input/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output	abled (SSx p sabled Direction Co (slave) t (master)	ntrol bit		input/output)	
	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fran	SPIx support en SPIx support dis me Sync Pulse nc pulse input (abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit	ntrol bit		input/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fran 1 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high	ntrol bit		input/output)	
bit 14	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy FRMPOL: France sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is activ	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low	ntrol bit		input/output)	
bit 14 bit 13	1 = Framed S 0 = Framed S SPIFSD: Fran 1 = Frame sy 0 = Frame sy FRMPOL: Fran 1 = Frame sy 0 = Frame sy Unimplemen	Plx support en Plx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is acti nc pulse is acti	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o'	ntrol bit		input/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy 0 = Frame sy 0 = Frame sy Unimplement FRMDLY: France 1 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is actir nc pulse is actir ated: Read as '(ame Sync Pulse nc pulse coincir	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low o' e Edge Selec des with first	ntrol bit t bit bit clock		input/output)	
bit 14 bit 13 bit 12-2	1 = Framed S 0 = Framed S SPIFSD: France 1 = Frame sy 0 = Frame sy 0 = Frame sy 0 = Frame sy Unimplement FRMDLY: France 1 = Frame sy 0 = Frame sy	SPIx support en SPIx support dis me Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is actir nc pulse is actir ted: Read as '(ame Sync Pulse	abled (SSx p sabled Direction Co (slave) t (master) e Polarity bit ve-high ve-low p' e Edge Selec des with first des first bit c	ntrol bit t bit bit clock		input/output)	

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

19.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module cannot be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers.

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user application switches to Disable mode within this 11-bit period, the transmission is then aborted and the corresponding TXABT bit is set and the TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

REGISTER 19-11: CIFEN1: ECAN[™] MODULE ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 FLTENn: Enable Filter n (0-15) to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-18: CiFMSKSEL1: ECAN™ MODULE FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>		
bit 15								bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	0
-	SK<1:0>	F2MSł	-	-	K<1:0>		K<1:0>	
bit 7		1 211101	(1.0			1 01110	-	bit 0
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-14	11 = Reserve 10 = Accepta 01 = Accepta	Mask Source d; do not use Ince Mask 2 reg Ince Mask 1 reg Ince Mask 0 reg	gisters contair gisters contair	n mask n mask				
bit 13-12	 00 = Acceptance Mask 0 registers contain mask F6MSK<1:0>: Mask Source for Filter 6 bit 11 = Reserved; do not use 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask 							
bit 11-10	11 = Reserve 10 = Accepta 01 = Accepta	•: Mask Source ed; do not use ince Mask 2 reg ince Mask 1 reg ince Mask 0 reg	gisters contair gisters contair	n mask n mask				
bit 9-8	11 = Reserve 10 = Accepta 01 = Accepta	 Mask Source do not use nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg 	gisters contair gisters contair	n mask n mask				
bit 7-6	11 = Reserve 10 = Accepta 01 = Accepta	Mask Source ed; do not use ince Mask 2 reg ince Mask 1 reg ince Mask 0 reg	gisters contair gisters contair	n mask n mask				
bit 5-4	11 = Reserve 10 = Accepta 01 = Accepta	: Mask Source ed; do not use ince Mask 2 reg ince Mask 1 reg ince Mask 0 reg	gisters contair gisters contair	n mask n mask				
bit 3-2	F1MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta	Mask Source do not use mce Mask 2 reg mce Mask 1 reg mce Mask 0 reg	e for Filter 1 b gisters contair gisters contair	it n mask n mask				
bit 1-0	F0MSK<1:0> 11 = Reserve 10 = Accepta 01 = Accepta	: Mask Source ed; do not use unce Mask 2 reg unce Mask 1 reg unce Mask 0 reg	e for Filter 0 b gisters contair gisters contair	it n mask n mask				

24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJXXXGPX06A/X08A/X10A electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	8 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	15 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - **2:** Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
 - Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.




FIGURE 24-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS


TABLE 24-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	—	_	10	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	—	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.



25.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJXXXGPX06A/X08A/X10A AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in **Section 24.2** "AC **Characteristics and Timing Parameters**", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 24.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 25-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High TemperatureOperating voltage VDD range as described in Table 25-1.

FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 25-8: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

APPENDIX A: MIGRATING FROM PIC24HJXXXGPX06/ X08/X10 DEVICES TO PIC24HJXXXGPX06A/ X08A/X10A DEVICES

The PIC24HJXXXGPX06A/X08A/X10A devices were designed to enhance the PIC24HJXXXGPX06/X08/ X10 families of devices.

In general, the PIC24HJXXXGPX06A/X08A/X10A devices are backward-compatible with PIC24HJXXXGPX06/X08/X10 devices; however, manufacturing differences may cause PIC24HJXXXGPX06A/X08A/X10A devices to behave differently from PIC24HJXXXGPX06/X08/X10 devices. Therefore, complete system test and characterization is recommended if PIC24HJXXXGPX06A/X08A/X10A devices are used to replace PIC24HJXXXGPX06/X08/ X10 devices.

The following enhancements were introduced:

- Extended temperature support of up to +125°C
- Enhanced Flash module with higher endurance and retention
- New PLL Lock Enable configuration bit
- Added Timer5 trigger for ADC1 and Timer3 trigger for ADC2

S

Serial Peripheral Interface (SPI)	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	
Special Features	
SPI Module	
SPI1 Register Map	41
SPI2 Register Map	41
Symbols Used in Opcode Descriptions	
System Control	
Register Map	

Т

Temperature and Voltage Specifications	
AC	, 291
Timer1	. 145
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	. 147
Timing Characteristics	
CLKO and I/O	. 255
Timing Diagrams	
10-bit Analog-to-Digital Conversion (CHPS<1:0> =	01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> =	111,
SAMC<4:0> = 00001)	. 284
10-bit Analog-to-Digtial Conversion (CHPS<1:0> =	• 01,
SIMSAM = 0, ASAM = 0,	
SSRC<2:0> = 000)	. 284
12-bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	. 282
ECAN I/O	. 278
External Clock	. 253
I2Cx Bus Data (Master Mode)	. 274
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	. 274
I2Cx Bus Start/Stop Bits (Slave Mode)	. 276
Input Capture (CAPx)	
OC/PWM	
Output Compare (OCx)	. 260
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	. 256
Timer1, 2 and 3 External Clock	. 258
Timing Requirements	
ADC Conversion (10-bit mode)	. 295
ADC Conversion (12-bit Mode)	
CLKO and I/O	
External Clock	. 253
Input Capture	. 260
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	

10-bit Analog-to-Digital Conversion
Requirements 285
CAN I/O Requirements
I2Cx Bus Data Requirements (Master Mode)
I2Cx Bus Data Requirements (Slave Mode) 277
Output Compare Requirements
PLL Clock 254, 291
Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out
Reset Requirements
Simple OC/PWM Mode Requirements
Timer1 External Clock Requirements
Timer2 External Clock Requirements
Timer3 External Clock Requirements 259
U
UART Module
UART1 Register Map 40
UART2 Register Map 41
V
Voltage Regulator (On-Chip) 226
W
Watchdog Timer (WDT) 221, 227
Programming Considerations
WWW Address

WWW, On-Line Support 13

Timing Specifications

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
Fror	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	Ild you like a reply?YN	
Dev	ice: PIC24HJXXXGPX06A/X08A/X10A	Literature Number: DS70592D
Que	stions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and softw	are development needs?
3.	Do you find the organization of this document easy to fo	llow? If not, why?
4.	What additions to the document do you think would enh	ance the structure and subject?
5.	What deletions from the document could be made witho	ut affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what an	nd where)?
7.	How would you improve this document?	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-345-2

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.