

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Active
PIC
16-Bit
40 MIPs
CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Brown-out Detect/Reset, DMA, POR, PWM, WDT
85
64KB (22K x 24)
FLASH
-
8K x 8
3V ~ 3.6V
A/D 32x10b/12b
Internal
-40°C ~ 85°C (TA)
Surface Mount
100-TQFP
100-TQFP (14x14)
https://www.e-xfl.com/product-detail/microchip-technology/pic24hj64gp510at-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TADLL 4-2	J. LU		LOIST					$\Pi A = T$	TOK FI	CZ411JZJ								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0500- 051E								See definit	ion when W	IN = x							
C2BUFPNT1	0520		F3BF	P<3:0>			F2BF	P<3:0>			F1BF	?<3:0>			F0BF	P<3:0>		0000
C2BUFPNT2	0522		F7BF	D<3:0>			F6BF	P<3:0>			F5BF	P<3:0>			F4BF	P<3:0>		0000
C2BUFPNT3	0524		F12B	P<3:0>			F10B	P<3:0>		F9BP<3:0>			F8BP<3:0>			0000		
C2BUFPNT4	0526		F15B	P<3:0>			F14B	P<3:0>		F13BP<3:0>				F12BP<3:0>			0000	
C2RXM0SID	0530				SID	<10:3>					SID<2:0>		—	MIDE	—	EID<'	17:16>	xxxx
C2RXM0EID	0532				EID	<15:8>				EID<7			7:0>			xxxx		
C2RXM1SID	0534				SID	<10:3>					SID<2:0>		_	MIDE	—	EID<'	17:16>	xxxx
C2RXM1EID	0536				EID	<15:8>				EID<7:0>						xxxx		
C2RXM2SID	0538		SID<10:3>					SID<2:0>		_	MIDE	—	EID<'	17:16>	xxxx			
C2RXM2EID	053A		EID<15:8>				EID<7:0>							xxxx				
C2RXF0SID	0540				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF0EID	0542		EID<15:8>							EID<7	7:0>				xxxx			
C2RXF1SID	0544		SID<10:3>					SID<2:0>		—	EXIDE	—	EID<'	17:16>	xxxx			
C2RXF1EID	0546	EID<15:8>							EID<7	7:0>				xxxx				
C2RXF2SID	0548		SID<10:3>				SID<2:0>		_	EXIDE	—	EID<'	17:16>	xxxx				
C2RXF2EID	054A				EID∙	<15:8>							EID<7	7:0>				xxxx
C2RXF3SID	054C				SID	<10:3>					SID<2:0>		_	EXIDE	—	EID<'	17:16>	xxxx
C2RXF3EID	054E				EID∙	<15:8>				EID<7:0>							xxxx	
C2RXF4SID	0550				SID	<10:3>				SID<2:0> —				EXIDE — EID<17:16>			17:16>	xxxx
C2RXF4EID	0552				EID∙	<15:8>				EID<7:0>						xxxx		
C2RXF5SID	0554				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF5EID	0556				EID	<15:8>							EID<7	7:0>		-		xxxx
C2RXF6SID	0558				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF6EID	055A				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF7SID	055C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF7EID	055E				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF8SID	0560				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF8EID	0562				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF9SID	0564				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF9EID	0566				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF10SID	0568				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C2RXF10EID	056A				EID	<15:8>							EID<7	7:0>				xxxx
C2RXF11SID	056C				SID	<10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx

TABLE 4-23: ECAN2 REGISTER MAP WHEN C2CTRL1.WIN = 1 FOR PIC24HJ256GP610A DEVICES ONLY

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

1	Reset – GOTO Instruction		
	Reset - COTO Address	0x000000	
	Reserved	0x000002	
	Oscillator Fail Tran Vector	0,000004	
	Address Error Tran Vector		
	Stack Error Trap Vector	_	
	Moth Error Tran Vector	_	
	DMA Error Trap Vector	_	
	Booprod	_	
	Bosonrod	_	
	Interrupt Vector 1	0,000014	
	~		
	~	-	
	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
₹	Interrupt Vector 54	0x00007E	
orit		0X000080	
Pri	~	_	
er	~	_	
Drd	Interrupt Vector 116	02000050	
al	Interrupt Vector 117		
tina		0x0000FL	
Na	Reserved	0x000100	
βL	Reserved	0000102	
asir	Reserved	-	
crea	Address Error Trap Vector	-	
Jec	Stack Error Trap Voctor	_	
	Math Error Trap Vector	_	
	DMA Error Trap Vector	_	
	Beserved		
	Reserved		
		0x000114	
	Interrupt Vector 1	0,000114	
	~		
	~	1	
	~	-	Alternate Interrunt Vector Table (AIVT)(1)
	Interrupt Vector 52	0x00017C	Alternate interrupt vector rable (AIVT)
	Interrupt Vector 52	0x00017E	
	Interrupt Vector 54	0x000171	
	~	0,000100	
	~		
	~		
	Interrupt Vector 116		
	Interrupt Vector 117		
*	Start of Code	0x000200	
·			

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:		
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'
S = Set only bit	W = Writable bit	-n = Value at POR
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		_	_	_		_			
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0		
		—	—	IPL3 ⁽²⁾	PSV	—			
bit 7							bit 0		
Legend:		C = Clear only	/ bit						
R = Readable b	oit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set			
0' = Bit is clear	ed	ʻx = Bit is unki	nown	U = Unimpler					
bit is cleared x = bit is driving 10 = Onimplemented bit, read as 0 bit 3 IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less									

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0									
NSTDIS	—	—	—	—	—	—	—			
bit 15 bit 8										

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:									
R = Readable	bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15	NSTDIS:	nterrupt Nesting Disable bit	t						
	1 = Interru	pt nesting is disabled							
	0 = Interru	ipt nesting is enabled							
bit 14-7	14-7 Unimplemented: Read as '0'								
bit 6	DIVOERR: Arithmetic Error Status bit								
1 = Math error trap was caused by a divide by zero									
bit 5 DMACERR: DMA Controller Error Status bit									
	1 = DMA controller error trap has occurred								
	0 = DMA c	controller error trap has not	occurred						
bit 4	MATHERF	R: Arithmetic Error Status bi	t						
	1 = Math e	error trap has occurred							
	0 = Math e	error trap has not occurred							
bit 3	ADDRER	R: Address Error Trap Statu	is bit						
	1 = Addres	ss error trap has occurred	a d						
1.11 O		ss error trap has not occurre	ea						
bit 2	SIKERR:	Stack Error Trap Status bit							
	$\perp = Stack$	error trap has occurred							
hit 1		Chor trap has not occurred	tue hit						
DIL		tor failure trap has occurred	d						
	1 = Oscillar0 = Oscillar	ator failure trap has occurre	urred						
bit 0	Unimplem	nented: Read as '0'							
	-								

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

	- • • • •	D	D 4 • / •		B	D /	D 444 A
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T8IP<2:0>		—		MI2C2IP<2:0>	
bit 15							bit 8
							ī
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SI2C2IP<2:0>		—		T7IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplem	ented: Read as ')'				
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (I	nighest priorif	ty interrupt)			
	•						
	•						
	• 001 = Inter	runt is priority 1					
	000 = Inter	rupt source is dis	abled				
bit 11	Unimplem	ented: Read as ')'				
bit 10-8	MI2C2IP<2	::0>: I2C2 Master	Events Inter	rupt Priority bits	S		
	111 = Inter	rupt is priority 7 (I	nighest priorit	ty interrupt)			
	•		0	, i ,			
	•						
	• 001 - Inter	rupt is priority 1					
	000 = Inter	rupt source is dis	abled				
bit 7	Unimplem	ented: Read as ')'				
bit 6-4	SI2C2IP<2	:0>: I2C2 Slave E	vents Interru	ot Priority bits			
	111 = Inter	rupt is priority 7 (I	niahest priorit	v interrupt)			
	•		J	J			
	•						
	•	rupt is priority 1					
	001 = Inter	rupt is priority i rupt source is dis	abled				
bit 3	Unimplem	ented: Read as '(מג <i>ו</i> יטע ז'				
bit 2-0		Timer7 Interrunt	Priority hits				
Dit 2 0	111 = Inter	runt is priority 7 (l	niahest priorit	v interrunt)			
	•		ingricot priori				
	•						
	•	munt in priority 4					
	001 = Inter	rupt is priority 1	abled				

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
	—	_	_		LSTCI	H<3:0>	
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7							bit 0
Legend:	1.1						
R = Readable		vv = vvritable	DIT	U = Unimpler	nented bit, read		
-n = value at l	PUR	I = BILIS SEL			ared		lown
bit 15 10	Unimplomon	tod. Dood oo '	٦ ³				
DIL 10-12		Last DMA Ch	onnol Activo k	aite			
bit 11-6	1111 = No DI	MA transfer ha	anner Active i s occurred sin	uce system Res	set		
	1110-1000 =	Reserved		ice system ree			
	0111 = Last c	data transfer wa	as by DMA Ch	nannel 7			
	0110 = Last c	data transfer wa	as by DMA Ch	nannel 6			
	0101 = Last c	lata transfer wa	as by Divia Cr as by DMA Cr	nannel 5 nannel 4			
	0011 = Last c	lata transfer wa	as by DMA Ch	nannel 3			
	0010 = Last c	lata transfer wa	as by DMA Ch	nannel 2			
	0001 = Last c	lata transfer wa lata transfer wa	as by DMA Ch as by DMA Ch	nannel 1			
hit 7	PPST7: Chan	nel 7 Ping-Por	as by DMA O	is Flag hit			
	1 = DMA7STE	B reaister selec	ted				
	0 = DMA7STA	A register selec	ted				
bit 6	PPST6: Chan	nel 6 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA6STE	B register selec	ted				
L:1 C		A register selec		o Elos hit			
DIL 5		nei 5 Ping-Por Bregister seler	ig Mode Statu	IS Flag bit			
	0 = DMA5STA	A register selec	ted				
bit 4	PPST4: Chan	inel 4 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA4STE	B register selec	ted	-			
	0 = DMA4STA	A register selec	ted				
bit 3	PPST3: Chan	nel 3 Ping-Por	ig Mode Statu	is Flag bit			
	1 = DMA3STE 0 = DMA3STA	B register selec A register selec	ted: ted:				
bit 2	PPST2: Chan	nel 2 Ping-Por	ng Mode Statu	is Flag bit			
	1 = DMA2STE	B register selec	ted				
	0 = DMA2STA	A register selec	ted				
bit 1	PPST1: Chan	nel 1 Ping-Por	ng Mode Statu	is Flag bit			
	1 = DMA1STE	B register selec	ted				
1.11.0	0 = DMA1STA	A register selec	ted	-			
bit 0	PPST0: Chan	inel 0 Ping-Por	ig Mode Statu	is ⊢lag bit			
	1 = DMAUSTE0 = DMA0STA	☐ register seled A register seled	ted				

REGISTER						GIJIER Z				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD			
bit 15							bit 8			
DAMO	DAMA	DAMA	DAALO		DAMA	DAALO	DAALO			
R/W-U	R/W-0	R/W-U	R/W-U	R/W-0	R/W-U	R/W-U	R/W-U			
DC8IVID	OC/MD	OC6MD	OC5MD	OC4MD	OC3IVID	OC2MD				
							DILU			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	IC8MD: Input	Capture 8 Mod	lule Disable bi	t						
	1 = Input Cap	ture 8 module i	s disabled							
bit 11		oture 8 module i	s enabled Iule Dischle hi							
DIL 14	1 = Input Can	ture 7 module i	s disabled	L						
	0 = Input Cap	oture 7 module i	s enabled							
bit 13	IC6MD: Input	Capture 6 Mod	lule Disable bi	t						
	1 = Input Cap	ture 6 module i	s disabled							
	0 = Input Cap	ture 6 module i	s enabled							
bit 12	IC5MD: Input	Capture 5 Mod	lule Disable bi	t						
	0 = Input Capture 5 module is enabled									
bit 11	IC4MD: Input	Capture 4 Mod	lule Disable bi	t						
	1 = Input Cap	ture 4 module i	s disabled							
	0 = Input Cap	ture 4 module i	s enabled							
bit 10	IC3MD: Input	Capture 3 Mod	lule Disable bi	t						
	1 = Input Cap 0 = Input Cap	iture 3 module i iture 3 module i	s disabled							
bit 9	IC2MD: Input	Capture 2 Mod	lule Disable bi	t						
	1 = Input Cap	oture 2 module i	s disabled							
	0 = Input Cap	ture 2 module i	s enabled							
bit 8	IC1MD: Input	Capture 1 Mod	lule Disable bi	t						
	1 = Input Cap 0 = Input Cap	oture 1 module i oture 1 module i	s disabled s enabled							
bit 7	OC8MD: Out	put Compare 8	Module Disab	le bit						
	1 = Output Co	ompare 8 modu	le is disabled							
	0 = Output Co	ompare 8 modu	le is enabled							
bit 6	OC7MD: Out	put Compare 4	Module Disab	le bit						
	1 = Output Co	ompare 7 modu ompare 7 modu	le is disabled							
bit 5	OC6MD: Out	out Compare 6	Module Disab	le bit						
Site	1 = Output Co	ompare 6 modu	le is disabled							
	0 = Output Co	ompare 6 modu	le is enabled							
bit 4	OC5MD: Out	put Compare 5	Module Disab	le bit						
	1 = Output Co	ompare 5 modu	le is disabled							
		Sinpare Siniouu	IC IS CHADIEU							

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2 (CONTINUED)

bit 3	OC4MD: Output Compare 4 Module Disable bit
	1 = Output Compare 4 module is disabled0 = Output Compare 4 module is enabled
bit 2	OC3MD: Output Compare 3 Module Disable bit
	1 = Output Compare 3 module is disabled0 = Output Compare 3 module is enabled
bit 1	OC2MD: Output Compare 2 Module Disable bit
	1 = Output Compare 2 module is disabled0 = Output Compare 2 module is enabled
bit 0	OC1MD: Output Compare 1 Module Disable bit
	1 = Output Compare 1 module is disabled0 = Output Compare 1 module is enabled

NOTES:

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	-	—	—	—	—	AMSK9	AMSK8
bit 15		-			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7		-			•		bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler			

-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

REGISTER 19-4: CIFCTRL: ECAN™ MODULE FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—			FSA<4:0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimplei	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
	111 = Reser 110 = 32 but 101 = 24 but 100 = 16 but 011 = 12 but 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe	ved; do not use ffers in DMA RA ffers in DMA RA ffers in DMA RA ffers in DMA RAN ers in DMA RAN ers in DMA RAN	M M M I I				
Dit 12-5	Unimpleme	nted: Read as ()' 				
טונ 4-ט	• • • • • • • • • • • • • •	B1 buffer B1 buffer B1 buffer B0 buffer	with Butter t	ກເຮ			

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_			FBF	°<5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	_			FNR	B<5:0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-14	Unimpleme	nted: Read as 'o)'				
bit 13-8	FBP<5:0>: F	IFO Write Buffe	r Pointer bits	i			
	011111 = R I	B31 buffer					
	011110 = R I	B30 buffer					
	•						
	•						
	•						
	000001 = 16	RB1 buffer					
bit 7-6	Unimpleme	nted: Read as ')'				
bit 5-0	FNRB<5:0>	FIFO Next Rea	d Buffer Poir	nter bits			
	011111 = RI	B31 buffer					
	011110 = R	B30 buffer					
	•						
	•						
	•						
	000001 = TF	RB1 buffer					
	000000 = TF	KB0 putter					

REGISTER 19-5: CiFIFO: ECAN™ MODULE FIFO STATUS REGISTER

REGISTER 19-11: CIFEN1: ECAN[™] MODULE ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:							
R = Readable bit W =		W = Writable	bit	U = Unimpler	mented bit, read	as '0'	

-n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknown

bit 15-0 FLTENn: Enable Filter n (0-15) to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n





Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment
			Boot space is 1K IW less VS 110 = Standard security; boot program Flash segment starts at End of VS, ends at 0x0007FE 010 = High security; boot program Flash segment starts at End of VS, ends at 0x0007FE
			Boot space is 4K IW less VS 101 = Standard security; boot program Flash segment starts at End of VS, ends at 0x001FFE 001 = High security; boot program Flash segment starts at End of VS, ends at 0x001FFE
			Boot space is 8K IW less VS 100 = Standard security; boot program Flash segment starts at End of VS, ends at 0x003FFE 000 = High security; boot program Flash segment starts at End of VS, ends at 0x003FFE
RBS<1:0>	FBS	Immediate	Boot Segment RAM Code Protection 11 = No Boot RAM defined 10 = Boot RAM is 128 Bytes 01 = Boot RAM is 256 Bytes 00 = Boot RAM is 1024 Bytes
SWRP	FSS	Immediate	Secure Segment Program Flash Write Protection 1 = Secure segment may be written 0 = Secure segment is write-protected

TABLE 21-2: CONFIGURATION BITS DESCRIPTION

23.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

23.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

23.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

23.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJXXXGPX06A/X08A/X10A electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJXXXGPX06A/X08A/X10A family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	8 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	15 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	25 mA
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - **2:** Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
 - Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.





TABLE 24-29:	SPIx MASTER MODE	(HALF-DUPLEX,	TRANSMIT ONLY) TIMING REQUIREMENTS
--------------	------------------	---------------	---------------	-----------------------

AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_	-		ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

AC CHA	ARACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	-	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μS	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25	S25 TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	—	
			400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	100	_	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0		μS	—	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25		μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25		μS		
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7		μS	_	
		Setup Time	400 kHz mode	0.6		μS		
			1 MHz mode ⁽¹⁾	0.6		μS		
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	_	
		Hold Time	400 kHz mode	600		ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free	
			400 kHz mode	1.3	_	μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	_	μS		
IS50	Св	Bus Capacitive Lo	ading	—	400	pF	—	

TABLE 24-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

NOTES: