



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	740
Core Size	8-Bit
Speed	12.5MHz
Connectivity	SIO, UART/USART
Peripherals	PWM, WDT
Number of I/O	34
Program Memory Size	48KB (48K x 8)
Program Memory Type	QzROM
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 9x8b
Oscillator Type	External, Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	42-SOP (0.330", 8.40mm Width)
Supplier Device Package	42-SSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m38588gcfp-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/m38588gcfp-u0</a>




Fig. 2 Functional block diagram

## PART NUMBERING




Fig. 3 Part numbering

**GROUP EXPANSION**

Renesas Technology plans to expand the 3858 group as follows.

**Memory Type**

Support for QzROM version.

**Memory Size**


QzROM size ..... 48 K bytes

RAM size ..... 1.5 K bytes

**Packages**

PRDP0042BA-A ..... 42-pin shrink plastic-molded SDIP

PRSP0042GA-A/B ..... 42-pin plastic-molded SSOP

**Memory Expansion Plan**

**Fig. 4 Memory expansion plan**

**Table 2 List of products**

Part number	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38588GC-XXXSP	49152 (49021)	1536	PRDP0042BA-A	Blank
M38588GC-XXXFP			PRSP0042GA-A/B	
M38588GCSP	49152 (49021)	1536	PRDP0042BA-A	
M38588GCFP			PRSP0042GA-A/B	

## I/O PORTS

The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

By setting the port P0 pull-up control register (address 001016), the port P1 pull-up control register (address 001116), the port P2 pull-up control register (address 001216), the port P3 pull-up control register (address 001316), or the port P4 pull-up control register (address 001416), ports can control pull-up with a program. However, the contents of these registers do not affect ports programmed as the output ports.

**Table 5 I/O port function**

Pin	Name	Input/Output	I/O Structure	Non-Port Function	Related SFRs	Ref.No.	
P00/SIN2 P01/SOUT2 P02/SCLK2 P03/SRDY2	Port P0	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Serial I/O2 function I/O	Serial I/O2 control register	(1) (2) (3) (4)	
P04/AN5–P07AN8				A/D converter input	AD control register AD input selection register	(13)	
P10–P17					(5)		
P20/XCOUT P21/XCIN	Port P2			Sub-clock generating circuit	CPU mode register	(6) (7)	
P22/CNTR2				Timer Z1 function I/O	Timer Z1 mode register	(8)	
P23/CNTR3				Timer Z2 function I/O	Timer Z2 mode register	(8)	
P24/RxD P25/TxD P26/SCLK1				Serial I/O1 function I/O	Serial I/O1 control register	(9) (10) (11)	
P27/CNTR0/SRDY1				Timer X function I/O Serial I/O1 function I/O	Timer XY mode register Serial I/O1 control register	(12)	
P30/AN0– P34/AN4				Port P3 (Note)	A/D converter input	AD control register AD input selection register	(13)
P40/CNTR1	Port P4 (Note)				Timer Y function I/O	Timer XY mode register	(14)
P41/INT0 P42/INT1					External interrupt input	Interrupt edge selection register	(15)
P43/INT2/SCMP2		External interrupt input SCMP2 output	Interrupt edge selection register Serial I/O2 control register		(16)		
P44/INT3/PWM		External interrupt input PWM output	Interrupt edge selection register PWM control register		(17)		

**Note:** When bits 5 to 7 of Ports P3 and P4 are read out, the contents are undefined.


(17) Port P4<sub>4</sub>

Fig. 12 Port block diagram (3)




Fig. 13 Structure of port registers (1)

## TIMERS

### ●8-bit Timers

The 3858 group has four 8-bit timers: timer 1, timer 2, timer X, and timer Y.

The timer 1 and timer 2 use one prescaler in common, and the timer X and timer Y use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch.

The division ratio of each timer or prescaler is given by  $1/(n + 1)$ , where  $n$  is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "00<sub>16</sub>", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1".

### ●Timer divider

The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B<sub>16</sub>). When these bits are "00" (high-speed mode) or "01" (middle-speed mode),  $X_{IN}$  is selected. When these bits are "10" (low-speed mode),  $X_{CIN}$  is selected.

### ●Prescaler 12

The prescaler 12 counts the output of the timer divider. The count source is selected by the timer 12, X count source selection register (address 002E<sub>16</sub>) among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024 of  $f(X_{IN})$  or  $f(X_{CIN})$ .

## Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit.

### ●Prescaler X and prescaler Y

The prescaler X and prescaler Y count the output of the timer divider or  $f(X_{CIN})$ . The count source is selected by the timer 12, X count source selection register (address 002E<sub>16</sub>) and the timer Y, Z1 count source selection register (address 002F<sub>16</sub>) among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of  $f(X_{IN})$  or  $f(X_{CIN})$ ; and  $f(X_{CIN})$ .

## Timer X and Timer Y

The timer X and timer Y can each select one of four operating modes by setting the timer XY mode register (address 0023<sub>16</sub>).

### (1) Timer mode

#### ●Mode selection

This mode can be selected by setting "00" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 0023<sub>16</sub>).

#### ●Explanation of operation

The timer count operation is started by setting "0" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 0023<sub>16</sub>).

When the timer reaches "00<sub>16</sub>", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

### (2) Pulse output mode

#### ●Mode selection

This mode can be selected by setting "01" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 0023<sub>16</sub>).

#### ●Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR0/CNTR1 pin. Regardless of the timer counting or not the output of CNTR0/CNTR1 pin is initialized to the level of specified by their active edge switch bits when writing to the timer. When the CNTR0 active edge switch bit (bit 2) and the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 0023<sub>16</sub>) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

Switching the CNTR0 or CNTR1 active edge switch bit will reverse the output level of the corresponding CNTR0 or CNTR1 pin.

#### ■Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P27/P40 to output in this mode.






Fig. 18 Structure of timer XY mode register




Fig. 21 Structure of timer Z1 mode register




Fig. 26 Timing chart of programmable waveform generating mode




Fig. 27 Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating)

#### (4) Pulse period measurement mode

##### ●Mode selection

This mode can be selected by setting "010" to the timer Z2 operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z2 mode register (address 002B16).

##### ●Count source selection

In high-, or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XIN)$ ; or  $f(XCIN)$  can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XCIN)$ ; or  $f(XCIN)$  can be selected as the count source.

##### ●Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the timer Z2/CNTR3 interrupt request bit (bit 1) of the interrupt request register 1 (address 003C16) is set to "1".

##### ●Explanation of operation

The cycle of the pulse which is input from the CNTR3 pin is measured. When the CNTR3 active edge switch bit (bit 5) of the timer Z2 mode register (address 002B16) is "0", the timer counts during the term from one falling edge of CNTR3 pin input to the next falling edge. When it is "1", the timer counts during the term from one rising edge input to the next rising edge input.

When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.

Furthermore when the timer underflows, the timer Z2 interrupt request occurs and "FFFF16" is set to the timer. When reading the timer Z2, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

##### ■Precautions

Set the double-function port of CNTR3 pin and port P23 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.

Figure 32 shows the timing chart of the pulse period measurement mode.

#### (5) Pulse width measurement mode

##### ●Mode selection

This mode can be selected by setting "011" to the timer Z2 operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z2 mode register (address 002B16).

##### ●Count source selection

In high-, or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XIN)$ ; or  $f(XCIN)$  can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of  $f(XCIN)$ ; or  $f(XCIN)$  can be selected as the count source.

##### ●Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the timer Z2/CNTR3 interrupt request bit (bit 1) of the interrupt request register 1 (address 003C16) is set to "1".

##### ●Explanation of operation

The pulse width which is input from the CNTR3 pin is measured. When the CNTR3 active edge switch bit (bit 5) of the timer Z2 mode register (address 002B16) is "0", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is "1", the timer counts during the term from one falling edge of CNTR3 pin input to the next rising edge of input ("L" term).

When the valid edge of measurement completion is detected, the 1's complement of the timer value is written to the timer latch.

When the valid edge of measurement completion/start is detected, "FFFF16" is set to the timer.

When the timer Z2 underflows, the timer Z2 interrupt occurs and "FFFF16" is set to the timer Z2. When reading the timer Z2, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

##### ■Precautions

Set the double-function port of CNTR3 pin and port P23 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.

Figure 33 shows the timing chart of the pulse width measurement mode.




Fig. 39 Operation of UART serial I/O1 function

### [Transmit Buffer Register/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

### [Serial I/O1 Status Register (SIOSTS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

### [Serial I/O1 Control Register (SIOCON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

### [UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P25/TxD pin.

### [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by  $1/(n + 1)$ , where  $n$  is the value written to the baud rate generator.




Fig. 40 Structure of serial I/O1 control registers

### ■Notes on serial interface

When setting the transmit enable bit of serial I/O1 to "1", the serial I/O1 transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- (1) Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
- (2) Set the transmit enable bit to "1".
- (3) Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- (4) Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).




Fig. 42 Block diagram of Serial I/O2




Fig. 43 Timing chart of Serial I/O2

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.

### Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register (address 0039<sub>16</sub>), each of watchdog timer H and L is set to "FF<sub>16</sub>". Any instruction which generates a write signal such as the instructions of STA, LDM, CLB and others can be used to write. The data of bits 6 and 7 are only valid when writing to the watchdog timer control register. Each of watchdog timer is set to "FF<sub>16</sub>" regardless of the written data of bits 0 to 5.

Bit 6 can be written to only once after reset release. After this bit is written, it cannot be rewritten because it is locked.

### Operation of Watchdog Timer

The watchdog timer stops at reset and starts to count down by writing to the watchdog timer control register. An internal reset occurs at an underflow of the watchdog timer H. The reset is released after waiting for a reset release time and the program is processed from the reset vector address. Accordingly, programming is usually performed so that writing to the watchdog timer control register may be started before an underflow of the watch-

dog timer H. If writing to the watchdog timer control register is not performed once, the watchdog timer does not function.

### Bit 6 of Watchdog Timer Control Register

When bit 6 of the watchdog timer control register is "0", the MCU enters the stop mode by execution of STP instruction. Just after releasing the stop mode, the watchdog timer restarts counting (Note). When executing the WIT instruction, the watchdog timer does not stop.

When bit 6 is "1", execution of STP instruction causes an internal reset. When this bit is set to "1" once, it cannot be rewritten to "0" by program. Bit 6 is "0" at reset.

The necessary time after writing to the watchdog timer control register to an underflow of the watchdog timer H is shown as follows.

When bit 7 of the watchdog timer control register is "0":

32 s at  $X_{CIN} = 32.768$  kHz frequency and

131.072 ms at  $X_{IN} = 8$  MHz frequency.

When bit 7 of the watchdog timer control register is "1":

125 ms at  $X_{CIN} = 32.768$  kHz frequency and

512  $\mu$ s at  $X_{IN} = 8$  MHz frequency.

Note: The watchdog timer continues to count for waiting for a stop mode release time. Do not generate an underflow of the watchdog timer H during that time.




Fig. 51 Block diagram of Watchdog timer




Fig. 52 Structure of Watchdog timer control register



	Address	Register contents		Address	Register contents
(1) Port P0 (P0)	0000 <sub>16</sub>	00 <sub>16</sub>	(35) Timer Z1 mode register (TZ1M)	0028 <sub>16</sub>	00 <sub>16</sub>
(2) Port P0 direction register (P0D)	0001 <sub>16</sub>	00 <sub>16</sub>	(36) Timer Z1 low-order (TZ1L)	0029 <sub>16</sub>	FF <sub>16</sub>
(3) Port P1 (P1)	0002 <sub>16</sub>	00 <sub>16</sub>	(37) Timer Z1 high-order (TZ1H)	002A <sub>16</sub>	FF <sub>16</sub>
(4) Port P1 direction register (P1D)	0003 <sub>16</sub>	00 <sub>16</sub>	(38) Timer Z2 mode register (TZ2M)	002B <sub>16</sub>	00 <sub>16</sub>
(5) Port P2 (P2)	0004 <sub>16</sub>	00 <sub>16</sub>	(39) Timer Z2 low-order (TZ2L)	002C <sub>16</sub>	FF <sub>16</sub>
(6) Port P2 direction register (P2D)	0005 <sub>16</sub>	00 <sub>16</sub>	(40) Timer Z2 high-order (TZ2H)	002D <sub>16</sub>	FF <sub>16</sub>
(7) Port P3 (P3)	0006 <sub>16</sub>	00 <sub>16</sub>	(41) Timer 12, X count source selection register (T12XCSS)	002E <sub>16</sub>	0 0 1 1 0 0 1 1
(8) Port P3 direction register (P3D)	0007 <sub>16</sub>	00 <sub>16</sub>	(42) Timer Y, Z1 count source selection register (TYZ1CSS)	002F <sub>16</sub>	0 0 1 1 0 0 1 1
(9) Port P4 (P4)	0008 <sub>16</sub>	00 <sub>16</sub>	(43) Timer Z2 count source selection register (TZ2CSS)	0030 <sub>16</sub>	0 0 0 0 0 0 1 1
(10) Port P4 direction register (P4D)	0009 <sub>16</sub>	00 <sub>16</sub>	(44) AD control register (ADCON)	0034 <sub>16</sub>	0 0 0 1 0 0 0 0
(11) Port P0 pull-up control register (PULL0)	0010 <sub>16</sub>	00 <sub>16</sub>	(45) AD conversion register (AD)	0035 <sub>16</sub>	X X X X X X X X
(12) Port P1 pull-up control register (PULL1)	0011 <sub>16</sub>	00 <sub>16</sub>	(46) Interrupt source selection register (INTSEL)	0036 <sub>16</sub>	00 <sub>16</sub>
(13) Port P2 pull-up control register (PULL2)	0012 <sub>16</sub>	00 <sub>16</sub>	(47) MISRG	0038 <sub>16</sub>	00 <sub>16</sub>
(14) Port P3 pull-up control register (PULL3)	0013 <sub>16</sub>	00 <sub>16</sub>	(48) Watchdog timer control register (WDTCON)	0039 <sub>16</sub>	0 0 1 1 1 1 1 1
(15) Port P4 pull-up control register (PULL4)	0014 <sub>16</sub>	00 <sub>16</sub>	(49) Interrupt edge selection register (INTEDGE)	003A <sub>16</sub>	00 <sub>16</sub>
(16) Serial I/O2 control register 1 (SIO2CON1)	0015 <sub>16</sub>	00 <sub>16</sub>	(50) CPU mode register (CPUM)	003B <sub>16</sub>	0 1 0 0 1 0 0 0
(17) Serial I/O2 control register 2 (SIO2CON2)	0016 <sub>16</sub>	0 0 0 0 0 1 1 1	(51) Interrupt request register 1 (IREQ1)	003C <sub>16</sub>	00 <sub>16</sub>
(18) Serial I/O2 register (SIO2)	0017 <sub>16</sub>	X X X X X X X X	(52) Interrupt request register 2 (IREQ2)	003D <sub>16</sub>	00 <sub>16</sub>
(19) Transmit/Receive buffer register (TB/RB)	0018 <sub>16</sub>	X X X X X X X X	(53) Interrupt control register 1 (ICON1)	003E <sub>16</sub>	00 <sub>16</sub>
(20) Serial I/O1 status register (SIOSTS)	0019 <sub>16</sub>	1 0 0 0 0 0 0 0	(54) Interrupt control register 2 (ICON2)	003F <sub>16</sub>	00 <sub>16</sub>
(21) Serial I/O1 control register (SIOCON)	001A <sub>16</sub>	00 <sub>16</sub>	Processor status register	(PS)	X X X X X 1 X X
(22) UART control register (UARTCON)	001B <sub>16</sub>	1 1 1 0 0 0 0 0	Program counter	(PC <sub>H</sub> )	FFFD <sub>16</sub> contents
(23) Baud rate generator (BRG)	001C <sub>16</sub>	X X X X X X X X		(PC <sub>L</sub> )	FFFC <sub>16</sub> contents
(24) PWM control register (PWMCON)	001D <sub>16</sub>	00 <sub>16</sub>			
(25) PWM prescaler (PREPWM)	001E <sub>16</sub>	X X X X X X X X			
(26) PWM register (PWM)	001F <sub>16</sub>	X X X X X X X X			
(27) Prescaler 12 (PRE12)	0020 <sub>16</sub>	FF <sub>16</sub>			
(28) Timer 1 (T1)	0021 <sub>16</sub>	01 <sub>16</sub>			
(29) Timer 2 (T2)	0022 <sub>16</sub>	FF <sub>16</sub>			
(30) Timer XY mode register (TM)	0023 <sub>16</sub>	00 <sub>16</sub>			
(31) Prescaler X (PREX)	0024 <sub>16</sub>	FF <sub>16</sub>			
(32) Timer X (TX)	0025 <sub>16</sub>	FF <sub>16</sub>			
(33) Prescaler Y (PREY)	0026 <sub>16</sub>	FF <sub>16</sub>			
(34) Timer Y (TY)	0027 <sub>16</sub>	FF <sub>16</sub>			

**Note** : X : Not fixed  
 Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

Fig. 55 Internal status at reset

## Electrical characteristics

### Absolute maximum ratings

**Table 7 Absolute maximum ratings**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Power source voltage	All voltages are based on V <sub>SS</sub> .	−0.3 to 6.5	V
V <sub>I</sub>	Input voltage P00–P07, P10–P17, P20, P21, P24–P27, P30–P34, P40–P44, V <sub>REF</sub>	When an input voltage is measured, output transistors are cut off.	−0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage P22, P23		−0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage RESET, X <sub>IN</sub>		−0.3 to V <sub>CC</sub> +0.3	V
V <sub>I</sub>	Input voltage CNV <sub>SS</sub>		−0.3 to 8.0	V
V <sub>O</sub>	Output voltage P00–P07, P10–P17, P20, P21, P24–P27, P30–P34, P40–P44, X <sub>OUT</sub>		−0.3 to V <sub>CC</sub> +0.3	V
V <sub>O</sub>	Output voltage P22, P23		−0.3 to 5.8	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25 °C	1000 <b>(Note)</b>	mW
T <sub>opr</sub>	Operating temperature	–	−20 to 85	°C
T <sub>stg</sub>	Storage temperature	–	−40 to 125	°C

**Note :** The rating becomes 300mW at the PRSP0042GA-A/B (42P2R-A/E) package.

## Timing requirements

**Table 12 Timing requirements (1)**

(V<sub>CC</sub> = 4.0 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = –20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t <sub>w</sub> (RESET)	Reset input "L" pulse width	20			XIN cycle
t <sub>c</sub> (XIN)	External clock input cycle time	80			ns
t <sub>WH</sub> (XIN)	External clock input "H" pulse width	32			ns
t <sub>WL</sub> (XIN)	External clock input "L" pulse width	32			ns
t <sub>c</sub> (CNTR)	CNTR0, CNTR1 input cycle time	200			ns
t <sub>WH</sub> (CNTR)	CNTR0, CNTR1 input "H" pulse width	80			ns
t <sub>WL</sub> (CNTR)	CNTR0, CNTR1 input "L" pulse width	80			ns
t <sub>WH</sub> (INT)	INT0 to INT3 input "H" pulse width	80			ns
t <sub>WL</sub> (INT)	INT0 to INT3 input "L" pulse width	80			ns
t <sub>c</sub> (SCLK1)	Serial I/O1 clock input cycle time <b>(Note)</b>	800			ns
t <sub>WH</sub> (SCLK1)	Serial I/O1 clock input "H" pulse width <b>(Note)</b>	370			ns
t <sub>WL</sub> (SCLK1)	Serial I/O1 clock input "L" pulse width <b>(Note)</b>	370			ns
t <sub>su</sub> (RxD-SCLK1)	Serial I/O1 input setup time	220			ns
t <sub>h</sub> (SCLK1-RxD)	Serial I/O1 input hold time	100			ns
t <sub>c</sub> (SCLK2)	Serial I/O2 clock input cycle time	1000			ns
t <sub>WH</sub> (SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
t <sub>WL</sub> (SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
t <sub>su</sub> (SIN2-SCLK2)	Serial I/O2 clock input setup time	200			ns
t <sub>h</sub> (SCLK2-SIN2)	Serial I/O2 clock input hold time	200			ns

**Note :** When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1" (clock synchronous).  
Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0" (UART).

**Table13 Timing requirements (2)**

(V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = –20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t <sub>w</sub> (RESET)	Reset input "L" pulse width	20			XIN cycle
t <sub>c</sub> (XIN)	External clock input cycle time	166			ns
t <sub>WH</sub> (XIN)	External clock input "H" pulse width	66			ns
t <sub>WL</sub> (XIN)	External clock input "L" pulse width	66			ns
t <sub>c</sub> (CNTR)	CNTR0, CNTR1 input cycle time	500			ns
t <sub>WH</sub> (CNTR)	CNTR0, CNTR1 input "H" pulse width	230			ns
t <sub>WL</sub> (CNTR)	CNTR0, CNTR1 input "L" pulse width	230			ns
t <sub>WH</sub> (INT)	INT0 to INT3 input "H" pulse width	230			ns
t <sub>WL</sub> (INT)	INT0 to INT3 input "L" pulse width	230			ns
t <sub>c</sub> (SCLK1)	Serial I/O1 clock input cycle time <b>(Note)</b>	2000			ns
t <sub>WH</sub> (SCLK1)	Serial I/O1 clock input "H" pulse width <b>(Note)</b>	950			ns
t <sub>WL</sub> (SCLK1)	Serial I/O1 clock input "L" pulse width <b>(Note)</b>	950			ns
t <sub>su</sub> (RxD-SCLK1)	Serial I/O1 input setup time	400			ns
t <sub>h</sub> (SCLK1-RxD)	Serial I/O1 input hold time	200			ns
t <sub>c</sub> (SCLK2)	Serial I/O2 clock input cycle time	2000			ns
t <sub>WH</sub> (SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns
t <sub>WL</sub> (SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns
t <sub>su</sub> (SIN2-SCLK2)	Serial I/O2 clock input setup time	400			ns
t <sub>h</sub> (SCLK2-SIN2)	Serial I/O2 clock input hold time	300			ns

**Note :** When f(XIN) = 4 MHz and bit 6 of address 001A16 is "1" (clock synchronous).  
Divide this value by four when f(XIN) = 4 MHz and bit 6 of address 001A16 is "0" (UART).

## Notes on Interrupts

### 1. Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set to "1". When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- Interrupt edge selection register (address 003A16)
- Timer XY mode register (address 002316)

Set the above listed registers or bits as the following sequence.




Fig 66. Sequence of changing relevant register

<Reason>

When setting the followings, the interrupt request bit may be set to "1".

- When setting external interrupt active edge  
Concerned register: Interrupt edge selection register (address 003A16)  
Timer XY mode register (address 002316)
- When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated.  
Concerned register: Interrupt edge selection register (address 003A16)

### 2. Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the BBC or BBS instruction.




Fig 67. Sequence of check of interrupt request bit

<Reason>

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.

## Notes on Timer

- If a value  $n$  (between 0 and 255) is written to a timer latch, the frequency division ratio is  $1/(n+1)$ .
- When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in unconsiderable amount owing to generating of thin pulses in the count input signals.  
Therefore, select the timer count source before set the value to the prescaler and the timer.

## Notes on Serial Interface

### 1. Notes when selecting clock synchronous serial I/O (Serial I/O1)

#### (1) Stop of transmission operation

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (Serial I/O1 and transmit disabled).

<Reason>

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (Serial I/O1 disabled), the internal transmission is running (in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

#### (2) Stop of receive operation

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (Serial I/O1 disabled).

#### (3) Stop of transmit/receive operation

Clear the transmit enable bit and receive enable bit to "0" simultaneously (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

<Reason>

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (Serial I/O1 disabled) (refer to (1) in 1).

#### (4) $\overline{\text{SRDY1}}$ output of reception side (Serial I/O1)

When signals are output from the  $\overline{\text{SRDY1}}$  pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the  $\overline{\text{SRDY1}}$  output enable bit, and the transmit enable bit to "1" (transmit enabled).

Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



**RENESAS SALES OFFICES**

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

**Renesas Technology Hong Kong Ltd.**  
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.**  
10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

**Renesas Technology Singapore Pte. Ltd.**  
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**  
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510