

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	740
Core Size	8-Bit
Speed	10MHz
Connectivity	SIO, UART/USART
Peripherals	LCD, WDT
Number of I/O	49
Program Memory Size	32KB (32K x 8)
Program Memory Type	QzROM
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External, Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-BQFP
Supplier Device Package	80-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m38238g8fp-u0



3823 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

REJ03B0146-0202 Rev.2.02 Jun.19.2007

DESCRIPTION

The 3823 group is the 8-bit microcomputer based on the 740 family core technology.

The 3823 group has the LCD drive control circuit, an 8-channel A/D converter, a serial interface, a watchdog timer, a ROM correction function, and as additional functions.

The various microcomputers in the 3823 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

FEATURES

. 2, (1, 0, 1, 2, 0
● Basic machine-language instructions
$ullet$ The minimum instruction execution time 0.4 μs
(at f(XIN) = 10 MHz, High-speed mode)
● Memory size
ROM 16 K to 60 K bytes
RAM 640 to 2560 bytes
● ROM correction function
●Watchdog timer 8-bit X 1
● Programmable input/output ports
●Input ports
● Software pull-up/pull-down resistors (Ports P0-P7 except port P4₀)
●Interrupts
(includes key input interrupt)
●Key Input Interrupt (Key-on Wake-Up)8
●Timers 8-bit X 3, 16-bit X 2
● Serial interface 8-bit X 1 (UART or Clock-synchronized)
● A/D converter 10-bit X 8 channels or 8-bit X 8 channels

●LCD drive control circuit
Bias 1/2, 1/3
Duty
Common output
Segment output
● Main clock generating circuits Built-in feedback resistor
(connect to external ceramic resonator or quartz-crystal oscillator)
● Sub-clock generating circuits
(connect to external quartz-crystal oscillator or on-chip oscillator)
● Power source voltage
In frequency/2 mode (f(XIN) \leq 10 MHz) 4.5 to 5.5 V
In frequency/2 mode (f(XIN) \leq 8 MHz) 4.0 to 5.5 V
In frequency/4 mode (f(XIN) \leq 10 MHz) 2.5 to 5.5 V
In frequency/4 mode (f(XIN) \leq 8 MHz) 2.0 to 5.5 V
In frequency/4 mode (f(XIN) \leq 5 MHz) 1.8 to 5.5 V
In frequency/8 mode (f(XIN) \leq 10 MHz) 2.5 to 5.5 V
In frequency/8 mode (f(XIN) \leq 8 MHz) 2.0 to 5.5 V
In frequency/8 mode (f(XIN) \leq 5 MHz) 1.8 to 5.5 V
In low-speed mode
● Power dissipation
In frequency/2 mode 18 mW (std.)
(at $f(XIN) = 8 \text{ MHz}$, $Vcc = 5 \text{ V}$, $Ta = 25 °C$)
In low-speed mode at XCIN18 μW (std.)
(at $f(XIN)$ stopped, $f(XCIN) = 32$ kHz, $Vcc = 2.5$ V, $Ta = 25$ °C)
In low-speed mode at on-chip oscillator 35 μW (std.)
(at $f(XIN)$ stopped, $f(XCIN)$ = stopped, Vcc = 2.5 V, Ta = 25 °C)
●Operating temperature range – 20 to 85 °C

APPLICATIONS

Camera, audio equipment, household appliances, consumer electronics, etc.






Fig. 3 Functional block diagram

Table 3 Pin description (2)

Pin	Name	Function	Eupation expent a part function
P40	Input port P4	of his law is a set	Function except a port function •QzROM program power pin
P40	iliput port F4	•1-bit Input port.	•QZROW program power pin
Ρ41/φ	1/0 1 D4	•CMOS compatible input level.	•φ clock output pin
'	I/O port P4	•7-bit I/O port.	
P42/INT0, P43/INT1		•CMOS compatible input level.	•Interrupt input pins
P44/RxD,		•CMOS 3-state output structure.	Serial interface function pins
P45/TxD, P46/SCLK,		•I/O direction register allows each pin to be individually programmed as either input or output.	Condimination and named in principal conditions and the conditions are conditional conditions.
P47/SRDY/SOUT		Pull-up control is enabled.	
P50/INT2,	I/O port P5	•8-bit I/O port.	•Interrupt input pins
P51/INT3		•CMOS compatible input level.	
P52/RTP0,		•CMOS 3-state output structure.	•Real time port function pins
P53/RTP1		•I/O direction register allows each pin to be individually	
P54/CNTR0,		programmed as either input or output.	•Timer X, Y function pins
P55/CNTR1		•Pull-up control is enabled.	
P56/Tout			•Timer 2 output pins
P57/ADT			•A/D trigger input pins
P60/AN0-	I/O port P6	•8-bit I/O port.	•A/D conversion input pins
P67/AN7		•CMOS compatible input level.	
		•CMOS 3-state output structure.	
		•I/O direction register allows each pin to be individually programmed as either input or output.	
		•Pull-up control is enabled.	
P70/XCOUT,	I/O port P7	•2-bit I/O port.	•Sub-clock generating circuit I/O pins.
P71/XCIN	-	•CMOS compatible input level.	(Connect a resonator. External clock
		•CMOS 3-state output structure.	cannot be used.)
		•I/O direction register allows each pin to be individually programmed as either input or output.	
		•Pull-up control is enabled.	

PART NUMBERING




Fig. 4 Part numbering




Fig. 14 Port block diagram (2)

Termination of unused pins

• Termination of common pins

I/O ports: Select an input port or an output port and follow

each processing method.

Output ports: Open.

Input ports: If the input level become unstable, through current

flow to an input circuit, and the power supply current

may increase.

Especially, when expecting low consumption current (at STP or WIT instruction execution etc.), pull-up or pull-down input ports to prevent through current (built-in resistor can be used). Pull-down the P40/ (VPP) pin.

We recommend processing unused pins through a resistor which can secure IOH(avg) or IOL(avg).

Because, when an I/O port or a pin which have an output function is selected as an input port, it may operate as an output port by incorrect operation etc.






Fig. 17 Structure of interrupt-related registers

SERIAL INTERFACE Serial I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O can be selected by setting the mode selection bit of the serial I/O control register to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.

The MSB first transfer is selected as the transfer direction by setting the bit 0 in the peripheral function expansion register to "1". Also, the synchronous serial I/O output switches to the P47/SRDY/SOUT pin by setting the bit 1 in the peripheral function expansion register to "1".




Fig. 26 Block diagram of clock synchronous serial I/O




Fig. 27 Operation of clock synchronous serial I/O function

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 28 Block diagram of UART serial I/O




Fig. 29 Operation of UART serial I/O function

[Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

[Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE. Writing "0" to the serial I/O enable bit (SIOE) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register contains eight control bits for the serial I/O function.

[UART Control Register (UARTCON)]001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

[Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

■Notes on serial I/O

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enalbed, take the following sequence.

- ①Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2Set the transmit enable bit to "1".






Fig. 34 A/D conversion register reading




Fig. 35 A/D converter block diagram

		Address	Register Contents
(1)	Port P0 direction register	000116	0016
(2)	Port P1 direction register	000316	0016
(3)	Port P2 direction register	000516	0016
(4)	Port P4 direction register	000916	0016
(5)	Port P5 direction register	000B16	0016
(6)	Port P6 direction register	000D16	0016
(7)	Port P7 direction register	000F16	0016
(8)	ROM correctoin enable register (RCR)	001416	0016
(9)	PULL register A	001616	0 0 0 0 0 1 0 1 1
(10)	PULL register B	001716	0016
(11)	Sirial I/O status register	001916	1 0 0 0 0 0 0 0
(12)	Sirial I/O control register	001A16	0016
(13)	UART control register	001B16	1 1 1 0 0 0 0 0
(14)	Timer X high-order register	002016	FF16
(15)	Timer X low-order register	002116	FF16
(16)	Timer Y high-order register	002216	FF16
(17)	Timer Y low-order register	002316	FF16
(18)	Timer 1 register	002416	FF16
(19)	Timer 2 register	002516	0116
(20)	Timer 3 register	002616	FF16
(21)	Timer X mode register	002716	0016
(22)	Timer Y mode register	002816	0016
(23)	Timer 123 mode register	002916	0016
(24)	φ output control register	002A16	0016
(25)	CPU mode extension register	002B16	0016
(26)	Temporary data register 0	002C16	0016
(27)	Temporary data register 1	002D16	0016
(28)	Temporary data register 2	002E16	0016
(29)	RRF register	002F16	0016
(30)	Peripheral function extension register	003016	0016
(31)	AD control register	003416	0 0 0 0 1 0 0 0
(32)	AD conversion low-order register	003616	X X 0 0 0 0 0 0 0
(33)	Watchdog timer control register	003716	0 0 1 1 1 1 1 1 1
(34)	Segment output enable register	003816	0016
(35)	LCD mode register	003916	0016
(36)	Interrupt edge selection register	003A16	0016
(37)	CPU mode register	003B16	0 1 0 0 1 0 0 0
(38)	Interrupt request register 1	003C16	0016
(39)	Interrupt request register 1	003D16	0016
(40)	Interrupt request register 2	003E16	0016
(41)	Interrupt control register 2	003F16	0016
(42)	Processor status register	(PS)	
(43)	Program counter	(PCн)	Contents of address FFFD16
(43)	1 Togram counter	(PCL)	Contents of address FFFC16
		(F OL)	Contents of address 111 C16

Fig. 53 Initial status of microcomputer after reset

initialized by software. **X**: undefined

Note: The contents of all other registers and RAM are undefined after reset, so they must be

CLOCK GENERATING CIRCUIT

The 3823 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc.

When power supply voltage is low and the high frequency oscillator is used, an oscillation start will require sufficient conditions. No external resistor is needed between XIN and XOUT since a feedback resistor exists on-chip. (an external feed-back resistor may be needed depending on conditions.) However, an external feedback resistor is needed between XCIN and XCOUT since a resistor does not exist between them.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.




Fig. 54 Ceramic resonator circuit example




Fig. 55 External clock input circuit

Frequency Control (1) frequency/8 Mode

The internal clock φ is the frequency of XIN divided by 8. After reset, this mode is selected.

(2) frequency/4 Mode

The internal clock ϕ is the frequency of XIN divided by 4.

(3) frequency/2 Mode

The internal clock ϕ is half the frequency of XIN.

(4) Low-speed Mode

- The internal clock ϕ is the frequency of XIN or on-chip oscillation frequency divided by 2.
- A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".

When the main clock $X_{\mbox{\scriptsize IN}}$ is restarted, set enough time for oscillation to stabilize by programming.

In low speed mode, the system clock ϕ can be switched to the on-chip oscillator or XCIN. Use the on-chip oscillator control bit (bit 0 in the CPU mode expansion register) for settings. To set this bit to "0" from "1", wait until XCIN oscillation stabilizes.

- Note 1: If you switch the mode between frequency/2/4/8 mode and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN).
 - 2: In frequency/2/4/8 mode, XIN-XOUT oscillation does not stop even if the main clock (XIN-XOUT) stop bit is set to "1"
 - 3: In low speed mode, XCIN-XCOUT oscillation does not stop even if the port Xc switch bit is set to "0".




Fig. 57 State transitions of system clock




Fig. 58 Pin connection diagram (M3823XGX-XXXFP)




Fig. 59 Pin connection diagram (M3823XGX-XXXHP)

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations. Initialize these flags at the beginning of the program.

Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial Interface

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1".

Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

A/D Converter

The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the charge is lost if the conversion speed is not enough. Accordingly, set f(XIN) to at least 500kHz during A/D conversion in the middle-or high-speed mode. Also, do not execute the STP or WIT instruction during an A/D conversion.

In the low-speed mode, since the A/D conversion is executed by the on-chip oscillator, the minimum value of f(XIN) frequency is not limited

LCD Drive Control Circuit

Execution of the STP instruction sets the LCD enable bit (bit 3 of the LCD mode register) to "0" and the LCD panel turns off.To make the LCD panel turn on after returning from the stop mode, set the LCD enable bit to "1".

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the XIN frequency.



Table 17 Recommended operating conditions (3)

(Vcc = 1.8 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumhal		Parameter			l loit		
Symbol		Parame	eter	Min.	Тур.	Max.	Unit
ΣIOH(peak)	"H" total peak output current	P00-P07,	P10-P17, P20-P27 (Note 1)			-40	mΑ
ΣIOH(peak)	"H" total peak output current	P41-P47,	P50-P57, P60-P67, P70, P71 (Note 1)			-40	mΑ
ΣIOL(peak)	"L" total peak output current	P00-P07,	P10-P17, P20-P27 (Note 1)			40	mΑ
ΣIOL(peak)	"L" total peak output current	P41-P47,	P50–P57, P60–P67, P70, P71 (Note 1)			40	mΑ
ΣIOH(avg)	"H" total average output current	P00-P07,	P10-P17, P20-P27 (Note 1)			-20	mΑ
ΣIOH(avg)	"H" total average output current	P41-P47,	P50-P57, P60-P67, P70, P71 (Note 1)			-20	mΑ
ΣIOL(avg)	"L" total average output current	P00-P07,	P10-P17, P20-P27 (Note 1)			20	mΑ
ΣIOL(avg)	"L" total average output current	P41-P47,	P50-P57, P60-P67, P70, P71 (Note 1)			20	mΑ
IOH(peak)	"H" peak output current	P00-P07,	P10–P17 (Note 2)			-2	mΑ
IOH(peak)	"H" peak output current	P20-P27, (Note 2)	P41–P47, P50–P57, P60–P67, P70, P71			-5	mA
IOL(peak)	"L" peak output current	P00-P07,	P10–P17 (Note 2)			5	mA
IOL(peak)	"L" peak output current	P20-P27, (Note 2)	P41–P47, P50–P57, P60–P67, P70, P71			10	mA
IOH(avg)	"H" average output current	P00-P07,	P10–P17 (Note 3)			-1.0	mΑ
IOH(avg)	"H" average output current	P20-P27, (Note 3)	P41–P47, P50–P57, P60–P67, P70, P71			-2.5	mA
IOL(avg)	"L" average output current	P00-P07,	P10–P17 (Note 3)			2.5	mΑ
IOL(avg)	"L" average output current	P20-P27, (Note 3)	P41–P47, P50–P57, P60–P67, P70, P71			5.0	mA
f(CNTR ₀)	Input frequency for timers X and	Y	$(4.5 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V})$			5.0	MHz
f(CNTR ₁)	f(CNTR ₁) (duty cycle 50%)		$(4.0 \text{ V} \leq \text{VCC} \leq 4.5 \text{ V})$			2 X Vcc - 4	MHz
			(2.0 V ≤ VCC ≤ 4.0 V)			0.75 X Vcc + 1	MHz
			(VCC ≤ 2.0 V)			6.25 X Vcc - 10	MHz
f(XIN)	Main clock input oscillation freque (duty cycle 50%)	ency	Frequency/2 mode $(4.5 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V})$			10.0	MHz
	(Note 4)		Frequency/2 mode $(4.0 \text{ V} \leq \text{VCC} \leq 4.5 \text{ V})$			4 X Vcc – 8	MHz
			Frequency/2 mode $(2.0 \text{ V} \leq \text{VCC} \leq 4.0 \text{ V})$			1.5 X VCC + 2	MHz
			Frequency/2 mode $(1.8 \text{ V} \leq \text{VCC} \leq 2.0 \text{ V})$			12.5 X Vcc - 20	MHz
			Frequency/4 mode $(2.5 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V})$			10.0	MHz
			Frequency/4 mode $(2.0 \text{ V} \leq \text{VCC} \leq 2.5 \text{ V})$			4 X Vcc	MHz
			Frequency/4 mode $(1.8 \text{ V} \leq \text{VCC} \leq 2.0 \text{ V})$			15 X Vcc – 22	MHz
			Frequency/8 mode (2.5 V ≤ Vcc ≤ 5.5 V)			10.0	MHz
			Frequency/8 mode (2.0 V ≤ VCC ≤ 2.5 V)			4 X Vcc	MHz
			Frequency/8 mode (1.8 V ≤ VCC ≤ 2.0 V)			15 X Vcc – 22	MHz
f(XCIN)	Sub-clock input oscillation frequer (duty cycle 50%) (Note 5)	ncy			32.768	80	kHz

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current is an average value measured over 100 ms.
- 4: When the A/D converter is used, refer to the recommended operating condition for A/D converter.
- 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



Table 18 Electrical characteristics (1)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Offic
	"H" output voltage	IOH = -2.5 mA	Vcc-2.0			V
Voн	P00–P07, P10–P17	IOH = -0.6 mA VCC = 2.5 V	Vcc-1.0			V
	"I I" output valtage	IOH = -5 mA	Vcc-2.0			V
Vон	"H" output voltage P20-P27, P41-P47, P50-P57, P60-P67,	IOH = −1.25 mA	Vcc-0.5			V
	P70, P71 (Note)	IOH = -1.25 mA VCC = 2.5 V	Vcc-1.0			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.25 mA			0.5	V
	P00-P07, P10-P7	IOL = 1.25 mA VCC = 2.5 V			1.0	V
	"L" output voltage	IOL = 10 mA			2.0 0.5 1.0 2.0 0.5 1.0 5.0 140 45 5.0 -5.0 -140 -45 -5.0	V
Vol	P20–P27, P41–P47, P50–P57, P60–P67,	IOL = 2.5 mA			0.5	V
	P70, P71 (Note)	IOL = 2.5 mA VCC = 2.5 V			1.0	V
VT+ - VT-	Hysteresis INT0-INT3, ADT, CNTR0, CNTR1, P20-P27			0.5		V
VT+ - VT-	Hysteresis SCLK, RXD			0.5		V
VT+ - VT-	Hysteresis RESET	RESET : Vcc = 2.0 V to 5.5 V		0.5		V
Іін	"H" input current P00-P07, P10-P17, P34-P37	VI = VCC Pull-downs "off"			5.0	μΑ
		VCC = 5 V, VI = VCC Pull-downs "on"	30	70	140	μА
		VCC = 3 V, VI = VCC Pull-downs "on"	6.0	25	45	μА
lін	"H" input current P20–P27, P40–P47, P50–P57, P60–P67, P70, P71 (Note)	VI = VCC			5.0	μΑ
Іін	"H" input current RESET	VI = VCC			5.0	μА
Iн	"H" input current XIN	VI = VCC		4.0		μA
lıL	"L" input current P00–P07, P10–P17, P34–P37,P40	VI = VSS			-5.0	μΑ
lıL	"L" input current	VI = VSS			-5.0	μА
	P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note)	Pull-ups "off" VCC = 5 V, VI = VSS	-30	–70		μΑ
		Pull-ups "on" VCC = 3 V, VI = VSS	-6.0	-70 -25		μΑ
		Pull-ups "on"	-0.0	-25		μΑ
liL	"L" input current RESET	VI = VSS			-5.0	μА
liL	"L" input current XIN	VI = VSS		-4.0		μА
VRAM	RAM hold voltage	When clock is stopped	1.8		5.5	V

Note: When "1" is set to the port Xc switch bit (bit 4 at address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

Table 19 Electrical characteristics (2)

(VCC = 1.8 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions			Limits			
Cymbol	1 didiliotoi				Min.	Тур.	Max.	Unit	
Icc	Power source current	Frequency/2 mode	VCC = 5.0 V	f(XIN) = 10 MHz		4.3	8.6	mA	
				f(XIN) = 8 MHz		3.7	7.4	m/	
				f(XIN) = 4 MHz		2.5	5.0	mA	
			Vcc = 2.5 V	f(XIN) = 4 MHz		0.8	1.6	mA	
				f(XIN) = 2 MHz		0.4	0.8	mA	
		Frequency/4 mode	Vcc = 5.0 V	f(XIN) = 10 MHz		2.9	5.8	mA	
				f(XIN) = 8 MHz		2.5	5.0	mA	
				f(XIN) = 4 MHz		1.7	3.4	mA	
			Vcc = 2.5 V	f(XIN) = 10 MHz		1.0	2.0	mA	
				f(XIN) = 8 MHz		0.8	1.6	mA	
				f(XIN) = 4 MHz		0.5	1.0	mA	
				f(XIN) = 2 MHz		0.3	0.6	mA	
		Frequency/8 mode	Vcc = 5.0 V	f(XIN) = 10 MHz		2.2	4.4	mA	
				f(XIN) = 8 MHz		1.9	3.8	mA	
				f(XIN) = 4 MHz		1.4	2.8	mA	
				f(XIN) = 2 MHz		1.0	2.0	mA	
			Vcc = 2.5 V	f(XIN) = 10 MHz		0.7	1.4	mA	
				f(XIN) = 8 MHz		0.6	1.2	mA	
				f(XIN) = 4 MHz		0.4	0.8	mA	
				f(XIN) = 2 MHz		0.2	0.4	mA	
		Frequency/2/4/8	Vcc = 5.0 V	f(XIN) = 10 MHz		1.35	2.7	mA	
		mode		f(XIN) = 8 MHz		1.2	2.4	mA	
		In WIT state		f(XIN) = 4 MHz		0.9	1.8	mA	
				f(XIN) = 2 MHz		0.8	1.6	mA	
			Vcc = 2.5 V	f(XIN) = 10 MHz		0.35	0.7	mA	
				f(XIN) = 8 MHz		0.3	0.6	mA	
				f(XIN) = 4 MHz		0.2	0.4	mA	
				f(XIN) = 2 MHz		0.15	0.3	mA	
		Low-speed mode	Vcc = 5.0 V	f(XCIN) = 32 kHz		13	26	μА	
		f(XIN) = stopped		On-chip oscillator		80	240	μΑ	
			Vcc = 2.5 V	f(XCIN) = 32 kHz		7	14	μA	
				On-chip oscillator		14	42	μΑ	
		Low-speed mode	Vcc = 5.0 V	f(XCIN) = 32 kHz		5.5	11	μΑ	
		f(XIN) = stopped		On-chip oscillator		20	60	μA	
		In WIT state	Vcc = 2.5 V	f(XCIN) = 32 kHz		3.5	7	μA	
				On-chip oscillator		3.5	10	μA	
		Current increased at	1	Vcc = 5 V, all modes		500		μA	
		A/D converter operating A/D converter operating VCC = 5 V, all modes				50		μΑ	
		All oscillation stopped				0.1	1.0	μΑ	
		Ta = 25 °C, Output transistors "off" (in STP state)							
		All oscillation stoppe Ta = 85 °C, Output tra		STP state)			10	μА	
Roco	On-chip oscillator oscillatoin	Vcc = 2.5 V, Ta = 25	°C			80		kHz	

Table 20 A/D converter characteristics (1) (in 8 bit A/D mode) (VCC = 1.8 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Parameter	Test conditions		Limits			
Symbol				Тур.	Max.	Unit	
_	Resolution				8	Bits	
ABS	Absolute accuracy (excluding quantization error)	ADL2 = "0", ADL1 = "0", CPUM7 = "0" 2.2 V ≤ VCC = VREF ≤ 5.5 V f(XIN) = 2 X VCC MHz ≤ 10 MHz			±2	LSB	
		ADL2 = "0", ADL1 = "0", CPUM7 = "0" 2.0 V ≤ VCC = VREF < 2.2 V f(XIN) = 4.4 MHz			±3	LSB	
		ADL2 = "0", ADL1 = "1", CPUM7 = "0" VCC = VREF = 4.0 to 5.5 V f(XIN) = 2 X VCC MHz ≤ 10 MHz			±3	LSB	
		ADL2 = "1", ADL1 = "0", CPUM7 = "1" and EXPCM0 = "1" VCC = VREF = 1.8 to 2.2 V			±4	LSB	
tCONV	Conversion time	f(XIN) = 8 MHz (ADL2 = "0", ADL1 = "0", CPUM7 = "0")			TC(XIN)X100	μs	
RLADDER	Ladder resistor		12	35	100	kΩ	
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μΑ	
lia	Analog port input current				5.0	μΑ	

Table 21 A/D converter characteristics (2) (in 10 bit A/D mode) (VCC = 1.8 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Syllibol		rest conditions		Тур.	Max.	Offic
-	Resolution				10	Bits
ABS	Absolute accuracy (excluding quantization error)	ADL2 = "0", ADL1 = "0", CPUM7 = "0" 2.2 V ≤ VCC = VREF ≤ 5.5 V f(XIN) = 2 X VCC MHz ≤ 10 MHz			±4	LSB
		ADL2 = "0", ADL1 = "1", CPUM7 = "0" VCC = VREF = 4.0 to 5.5 V f(XIN) = 2 X VCC MHz ≤ 10 MHz			±4	LSB
		ADL2 = "1", ADL1 = "0", CPUM7 = "1" and EXPCM0 = "1" VCC = VREF = 1.8 to 2.2 V			±4	LSB
tCONV	Conversion time	f(XIN) = 8 MHz (ADL2 = "0", ADL1 = "0", CPUM7 = "0")			TC(XIN)X100	μS
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μΑ
liA	Analog port input current				5.0	μΑ