



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 11x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-LQFP
Supplier Device Package	36-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87fbl08au-eb-3h

- ■Minimum Instruction Cycle Time
  - 250ns (12MHz at V<sub>DD</sub>=2.7V to 5.5V)

#### **■**Ports

• Normal withstand voltage I/O ports

Ports I/O direction can be designated in 1-bit units Ports I/O direction can be designated in 4-bit units

• Dedicated oscillator ports/input ports

• Reset pin

• Power pins

17 (P1n, P20, P21, P30, P31, P70 to P73, CF2/XT2)

8 (P0n) 1 (CF1/XT1) 1 (RES)

3 (VSS1, VSS2, VDD1)

#### ■Timers

• Timer 0: 16-bit timer/counter with a capture register.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)  $\times$  2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

+ 8-bit counter (with an 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/

counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM)

- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts are programmable in 5 different time schemes

#### **■**SIO

- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- ■AD Converter: 12 bits/8 bits × 11 channels
  - 12 bits/8 bits AD converter resolution selectable
- ■PWM: Multifrequency 12-bit PWM × 2 channels
- ■Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
  - Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

#### ■Clock Output Function

- Capable generating clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Capable generating the source clock for the subclock

#### ■Watchdog Timer

- Capable generating an internal reset on an overflow of a timer running on the low-speed RC oscillator clock or subclock.
- Operating mode at standby is selectable from 3 modes (continue counting/stop operation/stop counting with a count value held).

#### **■**Interrupts

- 17 sources, 9 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
- 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	None
8	0003BH	H or L	SIO1
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)

### ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 8 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time
10 tCYC execution time
10 tCYC execution time
10 tCYC execution time
11 tCYC execution time
12 tCYC execution time
13 tCYC execution time
14 tCYC execution time
15 tCYC execution time
16 tCYC execution time
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time

#### ■Oscillation Circuits

• Internal oscillation circuits

Low-speed RC oscillation circuit : For system clock (100kHz)
Medium-speed RC oscillation circuit : For system clock (1MHz)
Frequency variable RC oscillation circuit : For system clock (8MHz)

• External oscillation circuits

Hi-speed CF oscillation circuit: For system clock, with internal Rf

Low speed crystal oscillation circuit: For low-speed system clock, with internal Rf

- 1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
- 2) Both the CF and crystal oscillator circuits stop operation on a system reset. After reset is released, oscillation is stopped so start the oscillation operation by program.

#### ■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

#### ■Internal Reset Function

- Power-on reset (POR) function
  - 1) POR reset is generated only at power-on time.
  - 2) The POR release level can be selected from 4 levels (2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
  - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
  - 2) The use or disuse of the LVD function and the low voltage threshold level (3 levels: 2.81V, 3.79V, 4.28V) can be selected by optional configuration.

#### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) There are three ways of resetting the HALT mode.
    - (1) Setting the reset pin to the low level
    - (2) System resetting by watchdog timer or low-voltage detection
    - (3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, and crystal oscillators automatically stop operation.
  - 2) There are four ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the lower level.
    - (2) System resetting by watchdog timer or low-voltage detection
    - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4 or INT5 \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (4) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The RC oscillator automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are five ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level.
    - (2) System resetting by watchdog timer or low-voltage detection.
    - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4 or INT5 \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (4) Having an interrupt source established at port 0.
    - (5) Having an interrupt source established in the base timer circuit.

Note: Available only when X'tal oscillation is selected.

#### ■Onchip Debugger

- Supports software debugging with the IC mounted on the target board.
- Software break point setting for debugger.
- Stepwise execution on debugger.
- Real time RAM data monitoring function on debugger.

All the RAM data map can be monitored on screen when the program is running.

(The RAM & SFR data can be changed by screen patch when the program is running)

• Two channels of on-chip debugger pins are available to be compatible with small pin count devices. DBGP0 (P0), DBGP1 (P1)

#### ■Data Security Function (flash versions only)

• Protects the program data stored in flash memory from unauthorized read or copy.

Note: This data security function does not necessarily provide absolute data security.

#### ■Package Form

- QFP36(7×7) : Lead-/Halogen-free type
- VQLP32(4×4) : Lead-/Halogen-free type (build-to-order )

#### ■Development Tools

• On-chip-debugger: (1) TCB87 TypeB + LC87FBL08A

(2) TCB87 TypeC (3 wire version) + LC87FBL08A

■Flash ROM Programming Boards

Package	Programming boards
QFP36	W87F24Q
VQLP32	(build-to-order )

■Flash ROM Programmer

Maker		Model	Supported version	Device
	Single Programmer	AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 03.28 or later	87F008SU
Flash Support Group, Inc. (FSG)	Gang	AF9723/AF9723B(Main body) (Including Ando Electric Co., Ltd. models)	-	-
	Programmer	AF9833(Unit) (Including Ando Electric Co., Ltd. models)	-	-
Flash Support Group, Inc. (FSG) + Our company (Note 1)	In-circuit Programmer	AF9101/AF9103(Main body) (FSG models)  SIB87(Inter Face Driver) (Our company model)	(Note 2)	-
Our company	Single/Gang Programmer In-circuit/Gang Programmer	SKK / SKK Type B / SKK Type C (SanyoFWS)  SKK-DBG Type B / SKK-DBG Type C (SanyoFWS)	Application Version 1.06 or later Chip Data Version 2.34 or later	LC87FBL08

For information about AF-Series:


Flash Support Group, Inc. TEL: +81-53-459-1050 E-mail: sales@j-fsg.co.jp

Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from Our company (SIB87) together

can give a PC-less, standalone on-board-programming capabilities.

Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or Our company for the information.

## **Pin Assignment**




QFP36(7×7) "Lead-/Halogen-free Type"

QFP36	NAME
1	P73/INT3/T0IN/AN11
2	RES
3	N.C.
4	V <sub>SS</sub> 1
5	CF1/XT1
6	CF2/XT2
7	V <sub>DD</sub> 1
8	P10
9	P11
10	P12
11	P13/SO1/DBGP12
12	P14/SI1/SB1/DBGP11
13	P15/SCK1/DBGP10
14	N.C.
15	N.C.
16	P16/T1PWML
17	P17/T1PWMH/BUZ
18	P20/INT4/T1IN

QFP36	NAME
19	P21/INT4/T1IN
20	P30/PWM4/INT5/T1IN
21	P31/PWM5/INT5/T1IN
22	N.C.
23	V <sub>SS</sub> 2
24	P00/AN0
25	P01/AN1
26	P02/AN2
27	P03/AN3
28	P04/AN4
29	P05/AN5/CKO/DBGP00
30	P06/AN6/T6O/DBGP01
31	P07/T7O/DBGP02
32	N.C.
33	N.C.
34	P70/INT0/T0LCP/AN8
35	P71/INT1/T0HCP/AN9
36	P72/INT2/T0IN/AN10

Note: N.C. pins must be held open (disconnected).

# **System Block Diagram**



# **Pin Description**

V <sub>SS</sub> 1, V <sub>SS</sub> 2 V <sub>DD</sub> 1 Port 0	-	- Power supply	nin					
Port 0	_		Power supply pin					
		+ Power supply	pin					No
Port 1 P10 to P17	1/0	8-bit I/O port     I/O specifiable     Pull-up resisto     HOLD reset in     Port 0 interrup     Pin functions     P05: System o     P06: Timer 6 t     P07: Timer 7 t     P00(AN0) to F     P05(DBGP00)     8-bit I/O port     I/O specifiable	e in 4-bit units ors can be turned uput of input clock output oggle output oggle output oggle output oggle output of (AN6): AD con to P07(DBGP02)	verter input ): On-chip debu	gger 0 port			Yes
		Pin functions     P13: SIO1 dat     P14: SIO1 dat     P15: SIO1 clo     P16: Timer 1P     P17: Timer 1P	a input / bus I/O	eper output				Yes
Port 2 P20 to P21	l/O	• Pin functions P20 to P21: IN	ors can be turned IT4 input / HOLD mer 0H capture in	reset input / tim		/ timer 0L capture  H level  disable	e input / L level disable	Yes
Port 3 P30 to P31	I/O	• Pin functions P30: PWM4 o P31: PWM5 o P30 to P31: If	ors can be turned output output VT5 input/HOLD r imer 0H capture in	reset input / time		timer 0L capture H level disable	input /  L level  disable	Yes

Continued on next page.

Continued from preceding page.

Pin Name	I/O		Description						Option
Pin Name Port 7 P70 to P73	1/0	P71: INT1 inpu P72: INT2 inpu P73: INT3 inpu	s can be turned  t / HOLD reset i  t / HOLD reset i  t / HOLD reset i  t (with noise filte  73(AN11): AD co	on and off in 1 l nput / timer 0L c nput / timer 0H o nput / timer 0 ever rr) / timer 0 ever	oit units.		t L level enable enable disable disable		No
RES	I/O	External reset in	out / internal res	et output					No
CF1/XT1	ı	Ceramic resona     Pin function     General-purpose	ator or 32.768kH	•	tor input pin				No
CF2/XT2	I/O	Ceramic resona     Pin function     General-purpose		dz crystal oscilla	tor output pin				No

# **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P21	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P31	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
CF2/XT2	-	No	Ceramic resonator/32.768kHz crystal resonator output Nch-open drain	No
			(N-channel open drain when set to general-purpose output port)	

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low-and high-impedance pull-up connection is exercised in nibble (4-bit) units (P00 to 03 or P04 to 07).

### **User Option Table**

Option Name	Option to be Applied on	Mask version *1	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07	0	0	1 bit	CMOS
					Nch-open drain
	P10 to P17	0	0	1 bit	CMOS
					Nch-open drain
	P20 to P21	0	0	1 bit	CMOS
					Nch-open drain
	P30 to P31	0	0	1 bit	CMOS
					Nch-open drain
Program start	-	×	0	-	00000h
address		*2			01E00h
Low-voltage	Detect function	0	0	-	Enable:Use
detection reset					Disable:Not Used
function	Detect level	0	0	-	3-level
Power-on reset function	Power-On reset level	0	0	-	4-level

<sup>\*1:</sup> Mask option selection - No change possible after mask is completed.

### **Recommended Unused Pin Connections**

Dort Nove	Recommended Unused Pin Connections				
Port Name	Board	Software			
P00 to P07	Open	Output low			
P10 to P17	Open	Output low			
P20 to P21	Open	Output low			
P30 to P31	Open	Output low			
P70 to P73	Open	Output low			
CF1/XT1	Pulled low with a 100kΩ resistor or less	General-purpose input port			
CF2/XT2	Pulled low with a 100kΩ resistor or less	General-purpose input port			


### **On-chip Debugger Pin Connection Requirements**

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 on-chip debugger installation manual".

### Power Pin Treatment Recommendations (VDD1, VSS1)

Connect bypass capacitors that meet the following conditions between the VDD1 and VSS1 pins:

- Connect among the V<sub>DD</sub>1 and V<sub>SS</sub>1 pins and bypass capacitors C1 and C2 with the shortest possible heavy lead wires, making sure that the impedances between the both pins and the bypass capacitors are as possible (L1=L1', L2=L2').
- Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should approximately 0.1μF.



Note: Be sure to electrically short-circuit between the VSS1 and VSS2 pins.

<sup>\*2:</sup> Program start address of the mask version is 00000h.

# Absolute Maximum Ratings at $Ta=25^{\circ}C,\ V_{SS}1=V_{SS}2=0V$

	5 .		5: /5	0 114			Specif	ication	
	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
	aximum supply	V <sub>DD</sub> max	V <sub>DD</sub> 1			-0.3		+6.5	
Inp	out voltage	٧ <sub>I</sub>	CF1			-0.3		V <sub>DD</sub> +0.3	V
	out/output Itage	V <sub>IO</sub>	Ports 0, 1, 2, 3, 7, CF2, RES			-0.3		V <sub>DD</sub> +0.3	
ent	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10			
curre		IOPH(2)	P71 to P73	Per 1 applicable pin		-5			
High level output current	Mean output current (Note 1-1)	IOMH(1)	Ports 0, 1, 2, 3 P71 to P73	CMOS output select Per 1 applicable pin		-7.5			
High le	Total output current	ΣΙΟΑΗ(1)	Ports 0, 1, 2, 3, P71 to P73	Total of all applicable pins		-25			
	Peak output current	IOPL(1)	P02 to P07, Ports 1, 2, 3	Per 1 applicable pin				20	mA
ŧ		IOPL(2)	P00, P01	Per 1 applicable pin				30	
urre		IOPL(3)	Ports 7, CF2	Per 1 applicable pin				10	
Low level output current	Mean output current	IOML(1)	P02 to P07, Ports 1, 2, 3	Per 1 applicable pin				15	
velo	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20	
≥ w		IOML(3)	Ports 7, CF2	Per 1 applicable pin				7.5	
1	Total output current	ΣIOAL(1)	Ports 0, 1, Ports 2, 3, CF2	Total of all applicable pins				70	
		ΣIOAL(2)	Ports 7	Total of all applicable pins				15	
	wer ssipation	Pd max(1)	QFP36 (7×7)	Ta=-40 to +85°C Package only				120	
		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				275	mW
	perating ambient mperature	Topr				-40		+85	00
	orage ambient mperature	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# Allowable Operating Conditions at $Ta=-40^{\circ}C$ to $+85^{\circ}C,~V_{SS}1=V_{SS}2=0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specification		
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating supply voltage	V <sub>DD</sub>	V <sub>DD</sub> 1	0.245μs ≤ tCYC ≤ 200μs		2.7		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1	RAM and register contents sustained in HOLD mode.		1.6			
High level	V <sub>IH</sub> (1)	Ports 1, 2, 3, 7		2.7 to 5.5	0.3V <sub>DD</sub> +0.7		$V_{DD}$	
input voltage	V <sub>IH</sub> (2)	Ports 0		2.7 to 5.5	0.3V <sub>DD</sub> +0.7		$V_{DD}$	V
	V <sub>IH</sub> (3)	CF1, CF2, RES		2.7 to 5.5	0.75V <sub>DD</sub>		$V_{DD}$	ľ
Low level	V <sub>IL</sub> (1)	Ports 1, 2, 3, 7		4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
input voltage				2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Ports 0		4.0 to 5.5	VSS		0.15V <sub>DD</sub> +0.4	
				2.7 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	CF1, CF2, RES		2.7 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
High level	I <sub>OH</sub> (1)	Ports 0, 1, 2,	Per 1 applicable pin	4.5 to 5.5	-1.0			
output current	I <sub>OH</sub> (2)	P71 to P73		2.7 to 4.5	-0.35			
	I <sub>OH</sub> (3)	Ports 3, P05 (System clock	Per 1 applicable pin	4.5 to 5.5	-6.0			
	I <sub>OH</sub> (4)	output function used)		2.7 to 4.5	-1.4			
	Σl <sub>OH</sub> (1)	Ports 0, 1, 2, 3, 7	Total of all applicable pins	4.5 to 5.5	-25			
	∑l <sub>OH</sub> (2)			2.7 to 4.5	-11.2			
Low level	I <sub>OL</sub> (1)	Ports 0, 1, 2, 3	Per 1 applicable pin	4.5 to 5.5			10	mA
output current	I <sub>OL</sub> (2)			2.7 to 4.5			1.4	
	I <sub>OL</sub> (3)	Ports 7, CF2	Per 1 applicable pin	2.7 to 5.5			1.4	
	I <sub>OL</sub> (4)	P00, P01	Per 1 applicable pin	4.5 to 5.5			25	
	I <sub>OL</sub> (5)			2.7 to 4.5			4	
	Σl <sub>OL</sub> (1)	Ports 0, 1, 2, 3,	Total of all applicable pins	4.5 to 5.5			70	
	Σl <sub>OL</sub> (2)	CF2		2.7 to 4.5			34.6	
	Σl <sub>OL</sub> (3)	Ports 7	Total of all applicable pins	2.7 to 5.5			5.6	
Instruction cycle time (Note 2-1)	tCYC			2.7 to 5.5	0.245		200	μs
External system clock frequency	FEXCF	CF1	CF2 pin open     System clock frequency division ratio=1/1     External system clock duty=50±5%	2.7 to 5.5	0.1		12	NA: 1
			CF2 pin open     System clock frequency division ratio=1/2     External system clock duty=50±5%	3.0 to 5.5	0.2		24.4	MHz

Note 2-1: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

# **Electrical Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions		Specification					
Parameter	Till/Nemarks Conditions		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit		
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.7 to 5.5			1			
	I <sub>IH</sub> (2)	CF1, CF2	Input port selected V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			1			
	IIH(3)	CF1	Reset state V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 5.5			15	μА		
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off  VIN=VSS (Including output Tr's off leakage current)	2.7 to 5.5	-1					
	I <sub>IL</sub> (2)	CF1, CF2	Input port selected VIN=VSS	2.7 to 5.5	-1					
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2,	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1					
voltage	V <sub>OH</sub> (2)	P71 to P73	I <sub>OH</sub> =-0.35mA	2.7 to 5.5	V <sub>DD</sub> -0.4					
	V <sub>OH</sub> (3)	Ports 3, P05 (System	I <sub>OH</sub> =-6mA	4.5 to 5.5	V <sub>DD</sub> -1					
	V <sub>OH</sub> (4)	clock output function used)	I <sub>OH</sub> =-1.4mA	2.7 to 5.5	V <sub>DD</sub> -0.4			V		
Low level output	V <sub>OL</sub> (1)	Ports 0, 1, 2, 3	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5			
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4			
	V <sub>OL</sub> (3)	Ports7, CF2	I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4			
	V <sub>OL</sub> (4)	P00, P01	I <sub>OL</sub> =25mA	4.5 to 5.5			1.5			
	V <sub>OL</sub> (5)		I <sub>OL</sub> =4mA	2.7 to 5.5			0.4			
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3, Ports 7	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected	4.5 to 5.5	15	35	80			
	Rpu(2)	1 0107	low-impedance pull-up.	2.7 to 4.5	18	50	150			
	Rpu(3)	Port 0	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected high-impedance pull-up.	2.7 to 5.5	100	200	300	kΩ		
Hysteresis voltage	VHYS	Ports 1, 2, 3, 7, RES		2.7 to 5.5		0.1V <sub>DD</sub>		V		
Pin capacitance CP All pins For pins other than VIN=VSS f=1MHz Ta=25°C		f=1MHz	2.7 to 5.5		10		pF			

### Power-on Reset (POR) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

				Specification				
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORRL		Select from option.	2.57V	2.45	2.57	2.69	
voltage			(Note 7-1)	2.87V	2.75	2.87	2.99	
				3.86V	3.73	3.86	3.99	
				4.35V	4.21	4.35	4.49	V
Detection	POUKS		• See Fig. 7.					
voltage			(Note 7-2)			0.7	0.95	
unknown state								
Power supply	PORIS		<ul> <li>Power supply rise</li> </ul>				100	ms
rise time			time from 0V to 1.6V.				100	1115

Note7-1: The POR release level can be selected out of 4 levels only when the LVD reset function is disabled.

Note7-2: POR is in an unknown state before transistors start operation.

### Low Voltage Detection Reset (LVD) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

					Specification					
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit		
LVD reset voltage	LVDET		Select from option.	2.81V	2.71	2.81	2.91			
(Note 8-2)			(Note 8-1)	3.79V	3.67	3.79	3.91	V		
			(Note 8-3)	4.28V	4.15	4.28	4.41			
LVD hysteresys		• See Fig. 8.	2.81V		60					
width				3.79V		65		mV		
				4.28V		65				
Detection voltage unknown state	LVUKS		• See Fig. 8. (Note 8-4)			0.7	0.95	V		
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 9.		0.2			ms		

Note8-1: The LVD reset level can be selected out of 3 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

## Consumption Current Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = 0V$

		Pin/				Specif	fication	
Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V <sub>DD</sub> 1	FmCF=12MHz ceramic oscillation mode     System clock set to 12MHz side     Internal low speed and medium speed RC	2.7 to 5.5		4.8	8.7	
(Note 9-1) (Note 9-2)			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/1 frequency division ratio	2.7 to 3.6		3.0	5.0	
	IDDOP(2)		CF1=24MHz external clock     System clock set to CF1 side     Internal low speed and medium speed RC	3.0 to 5.5		5.0	9.6	
			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/2 frequency division ratio	3.0 to 3.6		3.2	6.0	
	IDDOP(3)		FmCF=10MHz ceramic oscillation mode     System clock set to 10MHz side     Internal low speed and medium speed RC	2.7 to 5.5		4.1	7.8	
			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/1 frequency division ratio	2.7 to 3.6		2.6	4.9	
	IDDOP(4)		FmCF=4MHz ceramic oscillation mode     System clock set to 4MHz side     Internal low speed and medium speed RC	2.7 to 5.5		2.2	5.1	
			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/1 frequency division ratio	2.7 to 3.6		1.5	2.7	mA
	IDDOP(5)		CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side	2.7 to 5.5		0.95	2.4	
			Internal low speed and medium speed RC oscillation stopped.     Frequency variable RC oscillation stopped.     1/4 frequency division ratio	2.7 to 3.6		0.50	1.1	
	IDDOP(6)		FsX'tal=32.768kHz crystal oscillation mode     Internal low speed RC oscillation stopped.     System clock set to internal medium speed	2.7 to 5.5		0.42	1.4	
			RC oscillation.  • Frequency variable RC oscillation stopped.  • 1/2 frequency division ratio	2.7 to 3.6		0.25	0.76	
	IDDOP(7)		FsX'tal=32.768kHz crystal oscillation mode     Internal low speed and medium speed RC oscillation stopped.	2.7 to 5.5		3.2	5.4	
			System clock set to 8MHz with frequency variable RC oscillation     1/1 frequency division ratio	2.7 to 3.6		2.3	4.2	
	IDDOP(8)		External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC oscillation.	2.7 to 5.5		55	169	
			<ul> <li>Internal medium speed RC oscillation sopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		39	109	
	IDDOP(9)		External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC oscillation.	5.0		55	136	μΑ
			Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. If requency division ratio Ta=-10 to +50°C	3.3		39	103	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/			Specif	ication		
1 arameter	Gymbol	remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current (Note 9-1)	IDDHALT(7)	V <sub>DD</sub> 1	HALT mode     FsX'tal=32.768kHz crystal oscillation mode     Internal low speed and medium speed RC oscillation stopped.	2.7 to 5.5		1.3	2.3	mA
(Note 9-2)			System clock set to 8MHz with frequency variable RC oscillation     1/1 frequency division ratio	2.7 to 3.6		0.90	1.5	Ш
	IDDHALT(8)		HALT mode     External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC	2.7 to 5.5		18	68	
			oscillation.  Internal medium speed RC oscillation stopped.  Frequency variable RC oscillation stopped.  1/1 frequency division ratio	2.7 to 3.6		11	35	
	IDDHALT(9)		HALT mode     External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC oscillation.	5.0		18	46	
			<ul> <li>Internal medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	3.3		11	27	
	IDDHALT(10)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side     Internal low speed and medium speed RC	2.7 to 5.5		20	85	
			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/2 frequency division ratio	2.7 to 3.6		5.6	30	
	IDDHALT(11)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side     Internal low speed and medium speed RC	5.0		20	51	μΑ
			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/2 frequency division ratio  • Ta=-10 to +50°C	3.3		5.6	17	
HOLD mode	IDDHOLD(1)		HOLD mode	2.7 to 5.5		0.012	23	
consumption			CF1=V <sub>DD</sub> or open (External clock mode)	2.7 to 3.6		0.008	11	
current (Note 9-1)	IDDHOLD(2)		HOLD mode	5.0		0.012	1.2	
(Note 9-2)			CF1=V <sub>DD</sub> or open (External clock mode)     Ta=-10 to +50°C	3.3		0.008	0.59	
	IDDHOLD(3)		HOLD mode	2.7 to 5.5		2.0	26	
			CF1=V <sub>DD</sub> or open (External clock mode)     LVD option selected	2.7 to 3.6		1.6	13	
	IDDHOLD(4)		HOLD mode  • CF1=V <sub>DD</sub> or open (External clock mode)	5.0		2.0	3.8	
			Ta=-10 to +50°C  LVD option selected	3.3		1.6	2.8	
Timer HOLD	IDDHOLD(5)		Timer HOLD mode	2.7 to 5.5		16	70	
mode			FsX'tal=32.768 kHz crystal oscillation mode	2.7 to 3.6		4.2	25	
consumption current	IDDHOLD(6)		Timer HOLD mode	5.0		16	42	
(Note 9-1) (Note 9-2)		oumation or	FsX'tal=32.768kHz crystal oscillation mode     Ta=-10 to +50°C  Francisco do not include current that flavored to the following the flavored to the flavo	3.3		4.2	11	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified.

### F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_{SS}1 = V_{SS}2 = 0V$

Parameter	0	Dia /Damanda	O and distance		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Onboard	IDDFW(1)	V <sub>DD</sub> 1	Only current of the Flash block.					
programming				2.7 to 5.5		5	10	mA
current								
Programming	tFW(1)		Erasing time	0.74- 5.5		20	30	ms
time	tFW(2)		Programming time	2.7 to 5.5	·	40	60	μs

## Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

• CF oscillation normal amplifier size selected (CFLAMP=0)

#### **■**MURATA

Nominal	_	Ossillatar Nama		Circuit (	Constant		Operating Voltage	Oscillation Stabilization Time		Remarks
Frequency	Oscillator Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [ms]	max [ms]		
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.02	0.3	
400411	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.02	0.3	•
10MHz	LEAD	CSTLS10M0G53-B0	(15)	(15)	Open	680	2.7 to 5.5	0.02	0.3	
OM I I -	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	1.0k	2.7 to 5.5	0.02	0.3	
8MHz	LEAD	CSTLS8M00G53-B0	(15)	(15)	Open	1.0k	2.7 to 5.5	0.02	0.3	Internal C1, C2
6MHz	SMD	CSTCR6M00G53-R0	(15)	(15)	Open	1.5k	2.7 to 5.5	0.02	0.3	01, 02
OIVITZ	LEAD	CSTLS6M00G53-B0	(15)	(15)	Open	1.5k	2.7 to 5.5	0.02	0.3	
4MHz	SMD	CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	2.7 to 5.5	0.03	0.45	
4IVITZ	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	2.7 to 5.5	0.02	0.3	


• CF oscillation low amplifier size selected (CFLAMP=1)

#### **■**MURATA


Nominal	<b>.</b>	Oscillator Name		Circuit (	Constant		Operating Voltage	Oscillation Stabilization Time		D
Frequency Type	Oscillator Name	C1	C2	Rf	Rd	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]	
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	470	3.9 to 5.5	0.04	0.6	
	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	470	2.9 to 5.5	0.03	0.45	
10MHz		CSTLS10M0G53-B0	(15)	(15)	Open	470	3.6 to 5.5	0.03	0.45	
	LEAD	CSTLS10M0G53095-B0	(15)	(15)	Open	470	2.7 to 5.5	0.02	0.3	
	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.03	0.45	
8MHz	LEAD	CSTLS8M00G53-B0	(15)	(15)	Open	680	3.0 to 5.5	0.03	0.45	Internal
	LEAD	CSTLS8M00G53093-B0	(15)	(15)	Open	680	2.7 to 5.5	0.02	0.3	C1, C2
	SMD	CSTCR6M00G53-R0	(15)	(15)	Open	1.0k	2.7 to 5.5	0.03	0.45	
6MHz	LEAD	CSTLS6M00G53-B0	(15)	(15)	Open	1.0k	2.8 to 5.5	0.03	0.45	
	LEAD	CSTLS6M00G53093-B0	(15)	(15)	Open	1.0k	2.7 to 5.5	0.02	0.3	
4541.1-	SMD	CSTCR4M00G53-R0	(15)	(15)	Open	1.0k	2.7 to 5.5	0.04	0.6	
4MHz	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	1.0k	2.7 to 5.5	0.02	0.3	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in following cases (see Figure 3).

- The time interval that is required for the oscillation to get stabilized after the instruction for starting the mainclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the HOLD mode is reset and oscillation is started.
- The time interval that is required for the oscillation to get stabilized after the X'tal Hold mode, under the state which the main clock oscillation is enabled, is reset and oscillation is started.




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Note: External oscillation circuit is selected.

Figure 3 Oscillation Stabilization Times



#### Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 4 Reset Circuit




Figure 5 Serial I/O Output Waveforms




Figure 6 Pulse Input Timing Signal Waveform




Figure 7 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor RRES only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 8 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor  $R_{RES}$  only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa