



Welcome to [E-XFL.COM](#)

#### Understanding **Embedded - Microcontroller, Microprocessor, FPGA Modules**

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

#### Applications of **Embedded - Microcontroller,**

##### **Details**

Product Status	Obsolete
Module/Board Type	MPU Core
Core Processor	Zynq UltraScale+ XCZU3EG-1SFVC784E
Co-Processor	-
Speed	-
Flash Size	128MB
RAM Size	1GB
Connector Type	B2B
Size / Dimension	1.97" x 1.57" (50mm x 40mm)
Operating Temperature	0°C ~ 85°C
Purchase URL	<a href="https://www.e-xfl.com/product-detail/trenz-electronic/te0820-02-03eg-1ea">https://www.e-xfl.com/product-detail/trenz-electronic/te0820-02-03eg-1ea</a>

# 1 Table of Contents

1	Table of Contents.....	2
2	Overview.....	4
2.1	Key Features.....	4
2.2	Block Diagram .....	5
2.3	Main Components.....	5
2.4	Initial Delivery State.....	6
3	Boot Process.....	7
4	Signals, Interfaces and Pins.....	8
4.1	Board to Board (B2B) I/Os .....	8
4.2	MGT Lanes .....	8
4.3	JTAG Interface.....	9
4.4	System Controller CPLD I/O Pins .....	10
4.5	Default PS MIO Mapping .....	10
4.6	Gigabit Ethernet.....	12
4.7	USB Interface.....	12
4.8	I2C Interface .....	13
5	On-board Peripherals .....	14
5.1	System Controller CPLD .....	14
5.2	eMMC Flash Memory .....	14
5.3	DDR4 Memory.....	14
5.4	Quad SPI Flash Memory.....	14
5.5	Gigabit Ethernet PHY .....	14
5.6	High-speed USB ULPI PHY.....	14
5.7	MAC Address EEPROM.....	14
5.8	Programmable Clock Generator .....	15
5.9	Oscillators.....	15
5.10	On-board LEDs .....	16
6	Power and Power-on Sequence.....	17
6.1	Power Supply .....	17
6.2	Power Consumption .....	17
6.3	Power Distribution Dependencies .....	17
6.4	Power-On Sequence .....	19
6.5	Power Rails.....	19
6.6	Bank Voltages.....	20
7	Board to Board Connectors.....	21

7.1	Connector Mating height .....	21
7.2	Connector Speed Ratings .....	21
7.3	Current Rating.....	22
7.4	Connector Mechanical Ratings.....	22
7.5	Manufacturer Documentation.....	22
8	Variants Currently In Production .....	23
9	Technical Specifications.....	24
9.1	Absolute Maximum Ratings.....	24
9.2	Recommended Operating Conditions .....	24
9.3	Operating Temperature Ranges.....	25
9.4	Physical Dimensions .....	25
10	Revision History .....	26
10.1	Hardware Revision History .....	26
10.2	Document Change History .....	26
11	Disclaimer.....	28
11.1	Document Warranty.....	28
11.2	Limitation of Liability.....	28
11.3	Copyright Notice .....	28
11.4	Technology Licenses.....	28
11.5	Environmental Protection .....	28
11.6	REACH, RoHS and WEEE .....	28

## 2 Overview


Refer to <https://wiki.trenz-electronic.de/display/PD/TE0820+TRM> for online version of this manual and additional technical documentation of the product.

The Trenz Electronic TE0820 is 4 x 5 cm standard footprint MPSoC module integrating a Xilinx Zynq UltraScale+ with up to 4 GByte 32-Bit DDR4 SDRAM, max. 512 MByte SPI Boot Flash memory for configuration and operation and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking strips. All Trenz Electronic SoMs in 4 x 5 cm form factor are mechanically compatible.

### 2.1 Key Features


- Xilinx Zynq UltraScale+ MPSoC 784-pin package (ZU2EG, option for ZU5EV)
  - Quad-core or dual-core Cortex-A53 64-bit ARM v8 application processing unit (APU) (depends on assembly variant CG,EG,EV)
  - Dual Cortex-R5 32-bit ARM v7 real-time processing unit (RPU)
  - Four high-speed serial I/O (HSSIO) interfaces supporting following protocols:
    - PCI Express® interface version 2.1 compliant
    - SATA 3.1 specification compliant interface
    - DisplayPort source-only interface with video resolution up to 4k x 2k
    - USB 3.0 specification compliant interface implementing a 5 Gbit/s line rate
    - 1 GB/s serial GMII interface
  - 132 x HP PL I/Os (3 banks)
  - 14 x PS MIOs (6 of the MIOs intended for SD card interface in default configuration)
  - 4 x serial PS GTR transceivers
- 1 GByte DDR4 SDRAM, 4 GByte maximum
- Dual parallel SPI boot Flash, 512 MByte maximum
- 4 GByte eMMC (up to 64 GByte)
- GT reference clock input
- PLL for GT clocks (optional external reference)
- Gigabit Ethernet transceiver PHY ([Marvell Alaska 88E1512](#))
- MAC address serial EEPROM with EUI-48™ node identity (Microchip 24AA025E48)
- Hi-speed USB 2.0 ULPI transceiver with full OTG support ([Microchip USB3320C](#))
- Programmable quad clock generator
- Plug-on module with 2 x 100-pin and 1 x 60-pin high-speed hermaphroditic strips
- All power supplies on board
- Size: 50 x 40 mm

## 2.2 Block Diagram



**Figure 1:** TE020-02 block diagram.

## 2.3 Main Components



**Figure 2:** TE0820-02 main components.

1. Xilinx Zynq UltraScale+ ZU3EG MPSoC, U1
2. 4A PowerSoC DC-DC converter (PL\_VCCINT, 0.85V), U5
3. 3A high-efficiency step-down converter with integrated inductor (PS\_AVCC, 0.9V), U9
4. 3A high-efficiency step-down converter with integrated inductor (PS\_AVTT, 1.8V), U13
5. 3A load switch with configurable slew rate, fast transient isolation, hysteresis control (3.3V), Q1
6. Ultra-low supply-current voltage monitor with optional watchdog, U19
7. Marvell Alaska 88E1512 integrated 10/100/1000 Mbps energy efficient ethernet transceiver, U8
8. Low-power programmable oscillator @ 12.000000 MHz, U11
9. Miniature traceability S/N pad for low-cost, unique product identification
10. 3A high-efficiency step-down converter with integrated inductor (DDR\_2V5, 2.5V), U4
11. 4 Gbit (256 x 16) DDR4 SDRAM, U3
12. 4 Gbit (256 x 16) DDR4 SDRAM, U2
13. 3A high-efficiency step-down converter with integrated inductor (DDR\_1V2, 1.2V), U15
14. 1.8V, 256 Mbit multiple I/O serial flash memory, U17
15. 1.8V, 256 Mbit multiple I/O serial flash memory, U7
16. Low-power programmable oscillator @ 33.333333 MHz, U32
17. 3A high-efficiency step-down converter with integrated inductor (PS\_VCCINT, 0.85V), U12
18. 350 mA, ultra-low VIN, RF low-dropout linear regulator with bias pin (PS\_PLL, 1.2V), U23
19. 3A high-efficiency step-down converter with integrated inductor (1.8V), U20
20. B2B connector Samtec Razor Beam™ LSHM-150, JM2
21. DDR termination regulator with VTTREF buffered reference, U16
22. Low-power programmable oscillator @ 52.000000 MHz, U14
23. Highly integrated full featured hi-speed USB 2.0 ULPI transceiver, U18
24. B2B connector Samtec Razor Beam™ LSHM-130, JM3
25. I<sup>2</sup>C programmable, any frequency, any output quad clock generator, U10
26. B2B connector Samtec Razor Beam™ LSHM-150, JM1
27. Lattice Semiconductor MachXO2 System Controller CPLD, U21
28. 4 GByte eMMC memory, U6

## 2.4 Initial Delivery State

Storage Device Name	Content	Notes
SPI Flash OTP Area	Empty, not programmed	Except serial number programmed by flash vendor.
SPI Flash Quad Enable bit	Programmed	-
SPI Flash main array	Not programmed	-
eFUSE USER	Not programmed	-
eFUSE Security	Not programmed	-
Si5338 OTP NVM	Not programmed	-
CPLD (LCMXO2-256HC)	SC0820-02 QSPI Firmware	See <a href="#">Boot Process</a> section

**Table 1:** Initial delivery state of programmable devices on the module.

## 4 Signals, Interfaces and Pins

### 4.1 Board to Board (B2B) I/Os

Zynq MPSoC's I/O banks signals connected to the B2B connectors:

Bank	Type	B2B Connector	I/O Signal Count	Voltage	Notes
64	HP	JM2	48	User	Max voltage 1.8V.
64	HP	JM2	2	User	Max voltage 1.8V.
65	HP	JM2	18	User	Max voltage 1.8V.
65	HP	JM3	16	User	Max voltage 1.8V.
66	HP	JM1	48	User	Max voltage 1.8V.
501	MIO	JM1	6	3.3V	-
505	GTR	JM3	4 lanes	N/A	-
505	GTR CLK	JM3	1 differential input	N/A	-

**Table 3:** General overview of board to board I/O signals.

For detailed information about the pin-out, please refer to the [Pin-out table](#).

### 4.2 MGT Lanes

The Xilinx Zynq UltraScale+ device used on the TE0820 module has 4 GTR transceivers. All 4 are wired directly to B2B connector JM3. MGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pairs, four signals total per one MGT lane. Following table lists lane number, FPGA bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:

Lane	Bank	Type	Signal Name	B2B Pin	FPGA Pin
0	505	GTR	<ul style="list-style-type: none"> <li>• B505_RX0_P</li> <li>• B505_RX0_N</li> <li>• B505_TX0_P</li> <li>• B505_TX0_N</li> </ul>	<ul style="list-style-type: none"> <li>• JM3-26</li> <li>• JM3-28</li> <li>• JM3-25</li> <li>• JM3-27</li> </ul>	<ul style="list-style-type: none"> <li>• PS_MGTRRXP0_505, F27</li> <li>• PS_MGTRRXN0_505, F28</li> <li>• PS_MGTRTYP0_505, E25</li> <li>• PS_MGTRTXN0_505, E26</li> </ul>
1	505	GTR	<ul style="list-style-type: none"> <li>• B505_RX1_P</li> <li>• B505_RX1_N</li> <li>• B505_TX1_P</li> <li>• B505_TX1_N</li> </ul>	<ul style="list-style-type: none"> <li>• JM3-20</li> <li>• JM3-22</li> <li>• JM3-19</li> <li>• JM3-21</li> </ul>	<ul style="list-style-type: none"> <li>• PS_MGTRRXP1_505, D27</li> <li>• PS_MGTRRXN1_505, D28</li> <li>• PS_MGTRTYP1_505, D23</li> <li>• PS_MGTRTXN1_505, D24</li> </ul>

Pin 89 JTAGEN of B2B connector JM1 is used to control which device is accessible via JTAG. If set to low or grounded, JTAG interface will be routed to the Xilinx Zynq MPSoC. If pulled high, JTAG interface will be routed to the System Controller CPLD.

## 4.4 System Controller CPLD I/O Pins

Special purpose pins are connected to System Controller CPLD and have following default configuration:

Pin Name	Mode	Function	Default Configuration
EN1	Input	Power Enable	No hard wired function on PCB. When forced low, pulls up PGOOD, goes low without effect on power management.
PGOOD	Output	Power Good	Active high when all on-module power supplies are working properly.
NOSEQ	-	-	No function.
RESIN	Input	Reset	Active low reset, gated to POR_B.
JTAGEN	Input	JTAG Select	Low for normal operation, high for CPLD JTAG access.

**Table 7:** System Controller CPLD special purpose pins.

See also TE0820 CPLD.

## 4.5 Default PS MIO Mapping

PS MIO	Function	B2B Pin	Connected to	PS MIO	Function	B2B Pin	Connected to
0	SPI0	-	U7-B2, CLK	40..45	-	-	Not connected
1	SPI0	-	U7-D2, DO/IO1	46	SD	JM1-17	B2B, SD_DAT3
2	SPI0	-	U7-C4, WP/IO2	47	SD	JM1-19	B2B, SD_DAT2
3	SPI0	-	U7-D4, HOLD/IO3	48	SD	JM1-21	B2B, SD_DAT1
4	SPI0	-	U7-D3, DI/IO0	49	SD	JM1-23	B2B, SD_DAT0
5	SPI0	-	U7-C2, CS	50	SD	JM1-25	B2B, SD_CMD
6	N/A	-	Not connected	51	SD	JM1-27	B2B, SD_CLK
7	SPI1	-	U17-C2, CS	52	USB_PH_Y	-	U18-31, OTG-DIR
8	SPI1	-	U17-D3, DI/IO0	53	USB_PH_Y	-	U18-31, OTG-DIR

<b>9</b>	SPI1	-	U17-D2, DO/IO1	<b>54</b>	USB_PH Y	-	U18-5, OTG-DATA2
<b>10</b>	SPI1	-	U17-C4, WP/IO2	<b>55</b>	USB_PH Y	-	U18-2, OTG-NXT
<b>11</b>	SPI1	-	U17-D4, HOLD/ IO3	<b>56</b>	USB_PH Y	-	U18-3, OTG-DATA0
<b>12</b>	SPI1	-	U17-B2, CLK	<b>57</b>	USB_PH Y	-	U18-4, OTG-DATA1
<b>13..20</b>	eMMC	-	U6, MMC-D0..D7	<b>58</b>	USB_PH Y	-	U18-29, OTG-STP
<b>21</b>	eMMC	-	U6, MMC-CMD	<b>59</b>	USB_PH Y	-	U18-6, OTG-DATA3
<b>22</b>	eMMC	-	U6, MMC-CLKR	<b>60</b>	USB_PH Y	-	U18-7, OTG-DATA4
<b>23</b>	eMMC	-	U6, MMC-RST	<b>61</b>	USB_PH Y	-	U18-9, OTG-DATA5
<b>24</b>	ETH	-	U8, ETH-RST	<b>62</b>	USB_PH Y	-	U18-10, OTG-DATA6
<b>25</b>	USB_PH Y	-	U18, OTG-RST	<b>63</b>	USB_PH Y	-	U18-13, OTG-DATA7
<b>26</b>	MIO	JM1-9 5	B2B	<b>64</b>	ETH	-	U8-53, ETH-TXCK
<b>27</b>	MIO	JM1-9 3	B2B	<b>65..66</b>	ETH	-	U8-50..51, ETH- TXD0..1
<b>28</b>	MIO	JM1-9 9	B2B	<b>67..68</b>	ETH	-	U8-54..55, ETH- TXD2..3
<b>29</b>	MIO	JM1-9 9	B2B	<b>69</b>	ETH	-	U8-56, ETH-TXCTL
<b>30</b>	MIO	JM1-9 2	B2B (UART RX)	<b>70</b>	ETH	-	U8-46, ETH-RXCK
<b>31</b>	MIO	JM1-8 5	B2B (UART TX)	<b>71..72</b>	ETH	-	U8-44..45, ETH- RXD0..1
<b>32</b>	MIO	JM1-9 1	B2B	<b>73..74</b>	ETH	-	U8-47..48, ETH- RXD2..3
<b>33</b>	MIO	JM1-8 7	B2B	<b>75</b>	ETH	-	U8-43, ETH-RXCTL
<b>34..37</b>	-	-	Not connected	<b>76</b>	ETH	-	U8-7, ETH-MDC

<b>38</b>	I <sup>2</sup> C	-	U10-12, SCL	<b>77</b>	ETH	-	U8-8, ETH-MDIO
<b>39</b>	I <sup>2</sup> C	-	U10-19, SDA	-	-	-	-

**Table 8:** TE0820-02 PS MIO mapping.

## 4.6 Gigabit Ethernet

On-board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 chip. The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. SGMII (SFP copper or fiber) can be used directly with the Ethernet PHY, as the SGMII pins are available on the B2B connector JM3. The reference clock input of the PHY is supplied from an on-board 25MHz oscillator (U11), the 125MHz output clock is left unconnected.

### Ethernet PHY connection

PHY Pin	ZYNQ PS	ZYNQ PL	Notes
MDC/MDIO	MIO76, MIO77	-	-
LED0	-	K8	Can be routed via PL to any free PL I/O pin in B2B connector.
LED1	-	-	CPLD pin 17.
LED2	-	-	Not connected.
CONFIG	-	-	Wired to the 1.8V.
RESETn	MIO24	-	-
RGMII	MIO64..MIO75	-	-
SGMII	-	-	Routed to the B2B connector JM3.

**Table 9:** General overview of the Gigabit Ethernet PHY signals.

## 4.7 USB Interface

USB PHY is provided by Microchip USB3320. The ULPI interface is connected to the Zynq PS USB0. I/O voltage is fixed at 1.8V. Reference clock input for the USB PHY is supplied by the on-board 25.000000 MHz oscillator (U15).

### USB PHY connection

PHY Pin	ZYNQ Pin	B2B Name	Notes
ULPI	MIO52..63	-	Zynq USB0 MIO pins are connected to the USB PHY.
REFCLK	-	-	52.000000 MHz from on-board oscillator (U14).
REFSEL[0..2]	-	-	Reference clock frequency select, all set to GND selects 52.000000 MHz.
RESETB	MIO25	-	Active low reset.

CLKOUT	MIO52	-	Connected to 1.8V, selects reference clock operation mode.
DP, DM	-	OTG_D_P, OTG_D_N	USB data lines routed to B2B connector JM3 pins 47 and 49.
CPEN	-	VBUS_V_EN	External USB power switch active high enable signal, routed to JM3 pin 17.
VBUS	-	USB_VBUS	Connect to USB VBUS via a series of resistors, see reference schematics, routed to JM3 pin 55.
ID	-	OTG_ID	For an A-device connect to ground, for a B-device left floating. routed from JM3 pin 23.

**Table 10:** General overview of the USB PHY signals.

## 4.8 I<sup>2</sup>C Interface

On-board I<sup>2</sup>C devices are connected to MIO38 (SCL) and MIO39 (SDA) which are configured as I<sup>2</sup>C1 by default. Addresses for on-board I<sup>2</sup>C slave devices are listed in the table below:

I <sup>2</sup> C Device	I <sup>2</sup> C Address	Notes
Si5338A PLL	0x70	-
EEPROM	0x53	-

**Table 11:** Address table of the I<sup>2</sup>C bus slave devices.

## 5 On-board Peripherals

### 5.1 System Controller CPLD

The System Controller CPLD (U21) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 product family). It is the central system management unit with module specific firmware installed to monitor and control various signals of the FPGA, on-board peripherals, I/O interfaces and module as a whole.

See also TE0820 System Controller CPLD page.

### 5.2 eMMC Flash Memory

eMMC Flash memory device(U6) is connected to the ZynqMP PS MIO bank 500 pins MIO13..MIO23. eMMC chips MTFC4GACAJCN-4M IT (FLASH - NAND Speicher-IC 32 Gb (4 G x 8) MMC ) is used.

### 5.3 DDR4 Memory

By default TE0820-02 module has two 16-bit wide Nanya NT5AD256M16B2 DDR4 SDRAM chips arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM. Different memory sizes are available optionally.

### 5.4 Quad SPI Flash Memory

Two quad SPI compatible serial bus flash N25Q256A memory chips are provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.

### 5.5 Gigabit Ethernet PHY

On-board Gigabit Ethernet PHY (U8) is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the ZynqMP Ethernet3 PS GEM3. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from an on-board 25.000000 MHz oscillator (U21).

### 5.6 High-speed USB ULPI PHY

Hi-speed USB ULPI PHY (U32) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501 (see also section). The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U33).

### 5.7 MAC Address EEPROM

A Microchip 24AA025E48 serial EEPROM (U25) contains a globally unique 48-bit node address, which is compatible with EUI-48(TM) specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. It is accessible over I<sup>2</sup>C bus with slave device address 0x53.

## 5.8 Programmable Clock Generator

There is a Silicon Labs I<sup>2</sup>C programmable clock generator Si5338A (U10) chip on the module. Its output frequencies can be programmed using the I<sup>2</sup>C bus address 0x70 or 0x71. Default address is 0x70, IN4/I2C\_LSB pin must be set to high for address 0x71.

A 25.000000 MHz oscillator is connected to the pin IN3 and is used to generate the output clocks. The oscillator has its output enable pin permanently connected to 1.8V power rail, thus making output frequency available as soon as 1.8V is present. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTR banks. It is possible to use the clocks connected to the GTR bank in the user's logic design. This is achieved by instantiating a IBUFDSGTE buffer in the design.

Once running, the frequency and other parameters can be changed by programming the device using the I<sup>2</sup>C bus connected between the FPGA (master) and clock generator (slave). For this, proper I<sup>2</sup>C bus logic has to be implemented in FPGA.

Signal	Frequency	Notes
IN1/IN2	-	Not used (external clock signal supply).
IN3	25.000000 MHz	Fixed input clock signal from reference clock generator SiT8008BI-73-18S-25.000000E (U11).
IN4	-	LSB of the default I <sup>2</sup> C address, wired to ground mean address is 0x70.
IN5	-	Not connected.
IN6	-	Wired to ground.
CLK0 A/ B	-	Bank 65 clock input, pins K9 and J9.
CLK1 A/ B	-	MGT reference clock 3 to FPGA Bank 505 MGT.
CLK2 A/ B	-	MGT reference clock 1 to FPGA Bank 505 MGT.
CLK3 A/ B	-	Not connected.

**Table 12:** General overview of the on-board quad clock generator I/O signals.

## 5.9 Oscillators

The module has following reference clock signals provided by on-board oscillators and external source from carrier board:

## 6 Power and Power-on Sequence

### 6.1 Power Supply

Power supply with minimum current capability of 3A for system startup is recommended.

### 6.2 Power Consumption

Power Input	Typical Current
VIN	TBD*
3.3VIN	TBD*


**Table 14:** Power consumption.

\*TBD - To be determined.

### 6.3 Power Distribution Dependencies

Module has two power input rails which can be connected to the single power source.

## 6.4 Power-On Sequence



**Figure 4:** TE0820-02 power-on sequence diagram.

For highest efficiency of the on-board DC-DC regulators, it is recommended to use one 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.

It is important that all carrier board I/Os are 3-stated at power-on until System Controller CPLD sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10 and 12, indicating that all on-module voltages have become stable and module is properly powered up.

See Xilinx datasheet DS925 for additional information. User should also check related carrier board documentation when choosing carrier board design for TE0715 module.

## 6.5 Power Rails

Power Rail Name on B2B Connector	JM1 Pins	JM2 Pins	Direction	Notes
VIN	1, 3, 5	2, 4, 6, 8	Input	Supply voltage from the carrier board.
3.3V	-	10, 12	Output	Internal 3.3V voltage level.
3.3VIN	13, 15, 91	-	Input	Supply voltage from the carrier board.

VCCO_64	-	7, 9	Input	High performance I/O bank voltage.
VCCO_65	-	5	Input	High performance I/O bank voltage.
VCCO_66	9, 11	-	Input	High performance I/O bank voltage.

**Table 15:** TE0820-02 power rails.

## 6.6 Bank Voltages

Bank	Name on Schematic	Voltage	Range
64 HP	VCCO_64	User	HP: 1.0V to 1.8V
65 HP	VCCO_65	User	HP: 1.0V to 1.8V
66 HP	VCCO_66	User	HP: 1.0V to 1.8V
500 PSMIO	VCCO_PSIO0_500	1.8V	-
501 PSMIO	VCCO_PSIO1_501	3.3V	-
502 PSMIO	VCCO_PSIO2_502	1.8V	-
503 PS CONFIG	VCCO_PSIO3_503	1.8V	-
504 PS DDR	VCCO_PSDDR_504	1.2V	-

**Table 16:** TE0820-02 I/O bank voltages.

See Xilinx Zynq UltraScale+ datasheet DS925 for the voltage ranges allowed.

## 7 Board to Board Connectors

**!** These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

4 x 5 modules use two or three [Samtec Razor Beam LSHM connectors](#) on the bottom side.

- 2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)
- 1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on module)

### 7.1 Connector Mating height

When using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using connectors with a different height

Order number	Connector on baseboard	compatible to	Mating height
23836	REF-189016-01	LSHM-150-02.5-L-DV-A-S-K-TR	6.5 mm
	LSHM-150-03.0-L-DV-A-S-K-TR	LSHM-150-03.0-L-DV-A-S-K-TR	7.0 mm
23838	REF-189016-02	LSHM-150-04.0-L-DV-A-S-K-TR	8.0 mm
	LSHM-150-06.0-L-DV-A-S-K-TR	LSHM-150-06.0-L-DV-A-S-K-TR	10.0mm
26125	REF-189017-01	LSHM-130-02.5-L-DV-A-S-K-TR	6.5 mm
	LSHM-130-03.0-L-DV-A-S-K-TR	LSHM-130-03.0-L-DV-A-S-K-TR	7.0 mm
24903	REF-189017-02	LSHM-130-04.0-L-DV-A-S-K-TR	8.0 mm
	LSHM-130-06.0-L-DV-A-S-K-TR	LSHM-130-06.0-L-DV-A-S-K-TR	10.0mm

The module can be manufactured using other connectors upon request.

### 7.2 Connector Speed Ratings

The LSHM connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating
12 mm, Single-Ended	7.5 GHz / 15 Gbps
12 mm, Differential	6.5 GHz / 13 Gbps
5 mm, Single-Ended	11.5 GHz / 23 Gbps
5 mm, Differential	7.0 GHz / 14 Gbps

## 7.3 Current Rating

Current rating of Samtec Razor Beam™ LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).

## 7.4 Connector Mechanical Ratings

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

## 7.5 Manufacturer Documentation

### Geändert

---

07 04, 2016 by Thorsten Trenz

---

HP I/O banks input voltage	-0. 20	VCCO + 0.20	V	Xilinx document DS925
Voltage on module JTAG pins	3.1 35	3.465	V	For a module variant with 3.3V CONFIG bank option

**Table 19:** Recommended operating conditions.



See Xilinx datasheet DS925 for more information about absolute maximum and recommended operating ratings for the Zynq UltraScale+ chips.

## 9.3 Operating Temperature Ranges


Extended grade: 0°C to +85°C.

Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

## 9.4 Physical Dimensions

- Module size: 50 mm × 40 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 8 mm
- PCB thickness: 1.6 mm
- Highest part on PCB: approximately 5 mm. Please download the step model for exact numbers.

All dimensions are shown in millimeters. Additional sketches, drawings and schematics can be found [here](#).



**Figure 5:** TE0820 module physical dimensions.

2017-08-30	v.46	Jan Kumann	<ul style="list-style-type: none"> <li>MGT lanes section added.</li> </ul>
2017-08-24	v.36	John Hartfiel	<ul style="list-style-type: none"> <li>Correction in the "Key Features" section.</li> </ul>
2017-08-21	v.34	John Hartfiel	<ul style="list-style-type: none"> <li>"Initial delivery state" section updated.</li> </ul>
2017-08-21	v.33	Jan Kumann	<ul style="list-style-type: none"> <li>HW revision 02 block diagram added.</li> <li>Power distribution and power-on sequence diagram added.</li> <li>System Controller CPLD and DDR4 SDRAM sections added.</li> <li>TRM update to the template revision 1.6</li> <li>Weight section removed.</li> <li>Few minor corrections.</li> </ul>
2017-08-18	v.7	John Hartfiel	<ul style="list-style-type: none"> <li>Style changes</li> <li>Updated "Boot Mode", "HW Revision History", "Variants Currently In Production" sections</li> <li>Correction of MIO SD Pin-out, System Controller chapter</li> <li>Update and new sub-sections on "On Board Peripherals and Interfaces" sections</li> </ul>
2017-08-07	v.5	Jan Kumann	Initial version.

**Table 21:** Document change history.

## 11 Disclaimer

### 11.1 Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### 11.2 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### 11.3 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### 11.4 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

### 11.5 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

### 11.6 REACH, RoHS and WEEE

#### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in