



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Obsolete
R8C
16-Bit
20MHz
LINbus, SIO, UART/USART
POR, PWM, Voltage Detect, WDT
25
8KB (8K x 8)
FLASH
-
512 x 8
2.7V ~ 5.5V
A/D 12x10b; D/A 2x8b
Internal
-40°C ~ 85°C (TA)
Surface Mount
32-LQFP
32-LQFP (7x7)
https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212e2dfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2E Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2F Group.

Item	Function	Specification	
CPU	Central	R8C/Tiny series core	
	processing unit	 Number of fundamental instructions: 89 	
		 Minimum instruction execution time: 	
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)	
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)	
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits	
		• Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits \rightarrow 32 bits	
		Operation mode: Single-chip mode (address space: 1 Mbyte)	
Memory	ROM RAM	Refer to Table 1.5 Product List for R8C/2E Group	
Power Supply	Voltage	Power-on reset	
Voltage	detection circuit	Voltage detection 2	
Detection		Voltage deteolion 2	
I/O Ports	Programmable	Input-only: 3 pins	
1/01/01/3	I/O porte	CMOS I/O ports: 25, selectable pull-up resistor	
		• High current drive ports: 8	
Clock	Clock gonoration	2 circuite: XIN clock occillation circuit (with on chin foodback resistor)	
CIUCK	circuito	2 circuits. Ain clock oscillation circuit (with on-chip feedback resistor),	
	Circuits	(high append on phin appellator has a frequency adjustment	
		iunction)	
		Oscillation stop detection: XIN clock oscillation stop detection	
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16	
		Low power consumption modes:	
		Standard operating mode (high-speed clock, high-speed on-chip	
-		oscillator, low-speed on-chip oscillator), wait mode, stop mode	
Interrupts		• External: 4 sources, Internal: 13 sources, Software: 4 sources	
		Priority levels: 7 levels	
Watchdog Tim	er	15 bits × 1 (with prescaler), reset start selectable	
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)	
		l'imer mode (period timer), puise output mode (output level inverted	
		every period), event counter mode, pulse width measurement mode,	
	T 55	pulse period measurement mode	
	Timer RB	8 bits × 1 (with 8-bit prescaler)	
		Timer mode (period timer), programmable waveform generation	
		mode (PWM output), programmable one-shot generation mode,	
	T 50	programmable wait one-shot generation mode	
	Timer RC	16 bits x 1 (with 4 capture/compare registers)	
		miler mode (input capture function, output compare function), PWW	
	TimerDE		
	Timer RE	o DIIS X 1 Output compare mode	
Sorial		Clock synchronous serial I/O/LIART x 1	
Interface		OUUR SYNCHIUNUUS SCHALI/O/URIXT X T	
		Hardwara LIN: 1 (timor DA LIADTO)	
		10 bit recolution v 12 chappele includes cample and held function	
D/A Converter		Point resolution × 12 channels, includes sample and hold function	
		O-DIL TESUIULION X Z CITCUIUS	
Comparator			

 Table 1.1
 Specifications for R8C/2E Group (1)

RENESAS

Item	Specification
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V
	 Programming and erasure endurance: 100 times
	 Program security: ROM code protect, ID code check
	 Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 23 μA (VCC = 3.0 V, wait mode (peripheral clock off)) Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) ⁽¹⁾
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

 Table 1.2
 Specifications for R8C/2E Group (2)

NOTE:

1. Specify the D version if D version functions are to be used.



Item	Specification	
Flash Memory	 Programming and erasure voltage: VCC = 2.7 to 5.5 V 	
	Programming and erasure endurance: 10,000 times (data flash)	
	1,000 times (program ROM)	
	 Program security: ROM code protect, ID code check 	
	Debug functions: On-chip debug, on-board flash rewrite function	
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),	
Voltage	f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V)	
Current consumption	Typ. 10 mA (VCC = 5.0 V , f(XIN) = 20 MHz)	
	1 Jyp. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)	
	Typ. 23 μ A (VCC = 3.0 V, wait mode (perpheral clock oil))	
Operating Ambient Temperature	$\frac{1}{20} \text{ to } 85^{\circ} \text{C} \text{ (Nyorojon)}$	
Operating Ambient Temperature	$-20 \ 10 \ 85^{\circ}C \ (N \ Version)$	
Package	32-pin LQFP	
	Package code: PLQP0032GB-A (previous code: 32P6U-A)	

Table 1.4	Specifications for R8C/2F Group (2)
-----------	-------------------------------------

NOTE:

1. Specify the D version if D version functions are to be used.



1.4 Pin Assignment

Figure 1.4 shows Pin Assignments (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.



Figure 1.4 Pin Assignments (Top View)



Din				I/O Pin F	unctions for	of Peripheral I	Modules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator
1		P3_5		(TRCIOD) ⁽¹⁾				
2		P3_7		TRAO				
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0					
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾					
12		P3_1		TRBO				
13		P5_4		TRCIOD				ACOUT1
14		P5_3		TRCIOC				ACOUT0
15		P1_6			CLK0			
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO) ⁽¹⁾		AN11		
19		P1_2	KI2	TRCIOB		AN10		
20	VREF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9		
22		P1_0	KI0			AN8		
23		P3_3	INT3	TRCCLK				
24		P3_4		(TRCIOC) ⁽¹⁾				
25		P0_7				AN0	DA1	
26		P0_6				AN1	DA0	
27		P0_5				AN2		AVREF0
28		P0_4		TREO		AN3		ACMP0
29		P0_3				AN4		AVREF1
30		P0_2				AN5		ACMP1
31		P0_1				AN6		
32		P0_0				AN7		

 Table 1.7
 Pin Name Information by Pin Number

NOTE:

1. Can be assigned to the pin in parentheses by a program.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/2E Group

Figure 3.1 is a Memory Map of R8C/2E Group. The R8C/2E group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



3.2 R8C/2F Group

Figure 3.2 is a Memory Map of R8C/2F Group. The R8C/2F group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.







Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh		-	
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h		1	
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h	······································		
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrunt Control Register	INTIIC	XX00X000b
005Ab	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Comparator 0 Interrupt Control Register	CMOIC	XXXXX000b
005Ch	Comparator 1 Interrupt Control Register	CM1IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INTOIC	XX00X000b
005Eh	interrupt Control Register	INTOIC	770070000
005Eh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
0064h			
006Bb			
006Ch			
006Dh			
006Fh			
006Eh			
0070h			
0071h		<u> </u>	
00726			
0072h		<u> </u>	
0074h			
00756		<u> </u>	
0075h			
00776			
00786			
00701			
00751			
007An			
00705			
00701			
007Eh			
007Fn		1	

SFR Information (2)⁽¹⁾ Table 4.2

X: Undefined NOTE: 1. The The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
00826			
000311			
0084h			
0085h			
0086h			
0087h			
0088h			
0000h			
000911			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
000Eh			
008FN			
0090h			
0091h			
0092h			
0093h			
0094h			
00056			<u> </u>
00901			
0096h			
0097h			
0098h			
0099h			
009Ah			
0007th			
00960			
009Ch			
009Dh			
009Eh			
009Fh			
0010			
0040h	LIARTO Transmit/Receive Mode Register	LIOMR	00h
00A0h	UARTO Transmit/Receive Mode Register	UOMR	00h
00A0h 00A1h	UART0 Transmit/Receive Mode Register UART0 Bit Rate Register	U0MR U0BRG	00h XXh
00A0h 00A1h 00A2h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register	U0MR U0BRG U0TB	00h XXh XXh
00A0h 00A1h 00A2h 00A3h	UART0 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register	U0MR U0BRG U0TB	00h XXh XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0	U0MR U0BRG U0TB U0C0	00h XXh XXh XXh 00001000b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0MR U0BRG U0TB U0C0 U0C1	00h XXh XXh XXh 00001000b 00000010b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	UOMR UOBRG UOTB UOC0 UOC1 UORB	00h XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7b	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	UOMR UOBRG UOTB UOC0 UOC1 UORB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0C1	00h XXh XXh 00001000b 00000010b XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	UOMR UOBRG UOTB UOC0 UOC1 UORB	00h XXh XXh 00001000b 00000010b XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00AAh 00ABh	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A5h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00AAh 00ABh 00ACh 00ACh 00ACh	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 0000100b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A5h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AEh 00AFh 00B0h	UAR 10 Transmit/Receive Mode Register UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1 UARTO Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A5h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ABh 00B2h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00A8h 00AAh 00ABh 00ACh 00A3h 00A2h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A4h 00A5h 00A5h 00A5h 00A5h 00A6h 00A6h 00A6h 00A7h 00A8h 00A6h 00A7h 00A8h 00A6h 00A7h 00A8h 000A8h 000A8h 000A8h 000A8h 000A8h 000A8h 00089h 00089h 00089h 00088h 00089h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00A8h 00A2h 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00A8h 00A2h 00A2h 00A2h 00A2h 00A2h 00A2h 00A2h 00B4h 00B3h 00B4h 00B5h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 0000100b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00A8h 00AAh 00ACh 00ASh 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A5h 00A3h 00A3h 00A5h 00A3h 00A5h 00A3h 00A3h 00A5h 00A3h 00A5h 00A5h 00A5h 00A5h 00A3h 00A5h 00A5h 00A5h 00A5h 00A3h 00A3h 00A3h 00A3h 00A5h 00A5h 00A3h 00A5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h 00B5h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B0h 00B0h 00B3h 00B3h 00B5h 00B7h 00B8h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00A8h 00B3h 00B3h 00B3h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 0000100b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00B4h 00B3h 00B4h 00B8h 00B8h 00B8h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00B6h 00B6h 00B8h 00B8h 00B8h 00B8h 00B8h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB 	00h XXh XXh XXh 00001000b 00000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ABh 00ACh 00B3h 00B3h 00B3h 00B3h 00B7h 00B8h 00B8h 00B8h 00B8h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00B4h 00B3h 00B4h 00B8h 00B8h 00B8h 00B8h 00B8h 00B8h 00B8h 00B8h 00B8h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B3h 00B3h 00B3h 00B5h 00B5h 00B6h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h	UAR 10 Transmit/Receive Mode Register UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1 UARTO Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB 	00h XXh XXh XXh 00001000b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00A8h 00A2h 00A2h 00A2h 00A2h 00A2h 00A2h 00B2h 00B3h 00B3h 00B3h 00B6h 00B6h 00B3h 00B6h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h	UAR 10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 0000010b XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A3h 00A6h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00A8h 00B4h 00B2h 00B3h 00B4h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h	UAR10 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register	U0MR U0BRG U0TB U0C0 U0C1 U0RB	00h XXh XXh XXh 00001000b 0000010b XXh XXh XXh

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
0002h			
000311			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
0000h			
000311			
UUCAN			
OOCBN			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h		100010	0.01
00D4h	A/D Control Register 2	ADCON2	UUh
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A Register 0	DA0	00h
00D9h	n na sa		
00046	D/A Register 1	DA1	00b
00DAII	D/A Register 1	DAT	0011
UUDBh		B 4 9 9 1	
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port P0 Direction Register	PD0	00h
00E2h	Port P1 Direction Register		00h
00231		TDI	0011
00E411		D0	0.01
UUE5h	Port P3 Register	P3	UUh
00E6h			
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
00E9h	Port P5 Register	P5	00h
00EAh	Port P4 Direction Register	PD4	00h
00EBb	Port P5 Direction Register	PD5	00b
ODECH			
UUEEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00E4b			
001411			
00-50		DINODO	
00F6h	Pin Select Register 2	PINSR2	UUN
00F7h	Pin Select Register 3	PINSR3	UUh
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIFN	00h
00FCh	Pull-Lin Control Register 0	PLIRO	00b
00501	Pull Lip Control Register 1	DIID1	00h
UUFEh	Port PT Drive Capacity Control Register	PIDKK	UUN
00FFh			

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00b
010111		TRAIDC	001
0102h	Timer RA Mode Register	IRAMR	UUN
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
01001		LINGE	221
01060	LIN Control Register	LINCR	UUN
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0100h	Timor DB Ono Shot Control Pagistor	TPROCP	00h
010911		TRBOCK	001
010An	Timer RB I/O Control Register	TRBIOC	UUn
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRF	FFh
010Dh	Timor DB Secondary Basistor	TPRSC	EEb
		TRESC	
010Eh	Timer RB Primary Register	IRBPR	FFN
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
01156			
01150			
0116h			
0117h			
0118h	Timer RE Counter Data Register	TRESEC	00h
0110h	Timer BE Compare Data Register		00h
01190	Timer RE Compare Data Register	IREMIN	UUN
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011011		TREOR	001
011Dh	Timer RE Control Register 2	TRECR2	UUn
011Eh	Timer RE Clock Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TROMR	01001000b
012011		TROWIN	010010000
0121h	Timer RC Control Register 1	TRUCR1	UUn
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h		TRCIORO	10001000b
012411		TROIDRU	100010000
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
01206	Timer PC Conerel Register A	TROOPA	FEh
012011		IRCGRA	
0129h			FFN
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	-		FFh
01206	Timer PC Coneral Pagister C	TRCCPC	EEb
012011	ninei no oeneral negister o	INCONC	
012Dh			FFN
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh	-		FFh
0130h	Timer RC Control Register 2	TRCCR2	000111116
01016	Timer DC Digital Filter Function Calact Degister	TRODE	006
01310			UUN
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h			
0134h			
0105			
01350			
0136h			
0137h			
0138h			
01001			
0139h			
013Ah			
013Bh			
01206			
01301			
013Dh			
013Eh			
013Fh			
010111			

Table 4.5 SFR Information (5)⁽¹⁾

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0180h			
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
01846			
010All			
01001			
01800			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
0143h			
014Rh			
01ADh			
UTAFN			
UIBUN			
01810			
01B2h	Flash Marsan Orated Davister (0400000h
01B3h	Flash Memory Control Register 4	FMR4	01000000
01B4h		5115.4	(
01B5h	Flash Memory Control Register1	FMR1	100000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

Table 4.7SFR Information (7)⁽¹⁾

FFFFh Option Function Select Register

X: Undefined NOTES:

L

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.



OFS

(Note 2)

Electrical Characteristics 5.

Table 5.1	Absolute	Maximum	Ratings
-----------	----------	---------	---------

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		–20 to 85 (N version) / –40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions**

Cumbal	hol Parameter		Conditions	Standard			Unit
Symbol	r I	alameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
Vih	Input "H" voltage			0.8 Vcc	-	Vcc	V
VIL	Input "L" voltage			0	=	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		-	-	-10	mA
	current	P1_0 to P1_7		-	-	-20	mA
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mA
	"H" current	P1_0 to P1_7		-	-	-10	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-	-	20	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	-	5	mA
	"L" current	P1_0 to P1_7		-	=	10	mA
f(XIN)	XIN clock input osc	illation frequency	$3.0~V \leq Vcc \leq 5.5~V$	0	-	20	MHz
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
-	System clock	OCD2 = 0	$3.0~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$	0	-	20	MHz
		XIN clock selected	$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected $3.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	_	-	20	MHz
			$\label{eq:result} \begin{array}{l} FRA01 = 1 \\ High\text{-speed on-chip} \\ oscillator \ clock \ selected \\ 2.7 \ V \leq Vcc \leq 5.5 \ V \end{array}$	_	_	10	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified. 2. The average output current indicates the average value of current measured during 100 ms.



Figure 5.1	Ports P0, P1,	and P3 to P5	Timing Measu	Irement Circuit
------------	---------------	--------------	--------------	-----------------

Table 5.3 A/D Converter Ch	haracteristics
----------------------------	----------------

Symbol	Baramotor	Conditions	Standard			Linit	
Symbol		alametei	Conditions	Min.	Тур.	Max.	Onit
-	Resolution		Vref = AVCC	_	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	ϕ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltage			2.7	-	AVcc	V
Via	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	$V_{ref} = AV_{CC} = 2.7 \text{ to } 5.5 \text{ V}$	1	-	10	MHz

NOTES:

1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Conditions		Linit		
Symbol			Min.	Тур.	Max.	Unit
_	Resolution		-	-	8	Bit
—	Absolute accuracy		-	-	1.0	%
tsu	Setup time		-	-	3	μS
Ro	Output resistor		4	10	20	kΩ
IVref	Reference power input current	(NOTE 2)	-	1	1.5	mA

NOTES:

1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

 This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), IVref flows into the D/A converters.

RENESAS

|--|

Symbol	Parameter	Conditions		Linit		
Symbol			Min.	Тур.	Max.	Onit
Vcref	Comparator reference voltage		0	-	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	-	Vcc+0.3	V
Vofs	Input offset voltage		-	-	±100	mV
Tcrsp	Response time		-	-	200	ns

NOTE:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.6	Flash Memory (Program ROM) Electrical Characteristics
-----------	---

Symbol	Parameter	Conditions		Lloit		
Symbol	Falametei	Conditions	Min.	Тур.	Max.	Offic
-	Program/erase endurance ⁽²⁾	R8C/2E Group	100 ⁽³⁾	-	-	times
		R8C/2F Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
_	Interval from program start/restart until following suspend request		0	_	_	ns
_	Time from suspend until program/erase restart		_	_	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_	_	year

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60° C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter Conditions			Standard			
Symbol	Falanielei	Conditions	Min.	Тур.	Max.	Unit	
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times	
-	Byte program time (program/erase endurance \leq 1,000 times)		_	50	400	μS	
-	Byte program time (program/erase endurance > 1,000 times)		_	65	-	μs	
-	Block erase time (program/erase endurance \leq 1,000 times)		_	0.2	9	S	
-	Block erase time (program/erase endurance > 1,000 times)		_	0.3	-	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS	
-	Interval from erase start/restart until following suspend request		650	-	-	μs	
-	Interval from program start/restart until following suspend request		0	-	_	ns	
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μs	
1	Program, erase voltage		2.7	-	5.5	V	
_	Read voltage		2.7	-	5.5	V	
-	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C	
-	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	-	_	year	

Table 5.7 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. -40° C for D version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Symbol		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	



Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter	Standard		Linit
	Falameter		Max.	Onit
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	-	ns



Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.21Electrical Characteristics (4) [Vcc = 3 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Llnit
				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6	1	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	_	23	55	μΑ
		Stop mode	XIN clock off, $T_{opr} = 25 ^{\circ}C$ High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	0.7	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	1.1	_	μΑ

RENESAS