

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

ore Processor ore Size	R8C 16-Bit
peed	20MHz
onnectivity	LINbus, SIO, UART/USART
eripherals	POR, PWM, Voltage Detect, WDT
umber of I/O	25
ogram Memory Size	8KB (8K x 8)
ogram Memory Type	FLASH
EPROM Size	-
AM Size	512 x 8
oltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
ata Converters	A/D 12x10b; D/A 2x8b
scillator Type	Internal
perating Temperature	-20°C ~ 85°C (TA)
ounting Type	Surface Mount
ckage / Case	32-LQFP
pplier Device Package	32-LQFP (7x7)
rchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212e2nfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# R8C/2E Group, R8C/2F Group RENESAS MCU

REJ03B0222-0100 Rev.1.00 Dec 14, 2007

### 1. Overview

### 1.1 Features

The R8C/2E Group and R8C/2F Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2F Group has on-chip data flash (1 KB  $\times$  2 blocks).

The difference between the R8C/2E Group and R8C/2F Group is only the presence or absence of data flash. Their peripheral functions are the same.

### 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



Page 1 of 39

Table 1.2 Specifications for R8C/2E Group (2)

Item	Specification
Flash Memory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
	Programming and erasure endurance: 100 times
	Program security: ROM code protect, ID code check
	Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10  MHz (VCC = 2.7  to  5.5  V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 23 $\mu$ A (VCC = 3.0 V, wait mode (peripheral clock off)) Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
Operating Ambient Temperature	-40 to 85°C (D version) <sup>(1)</sup>
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

1. Specify the D version if D version functions are to be used.

Table 1.4 Specifications for R8C/2F Group (2)

· · · · · · · · · · · · · · · · · · ·	
Item	Specification
Flash Memory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
	Programming and erasure endurance: 10,000 times (data flash)
	1,000 times (program ROM)
	Program security: ROM code protect, ID code check
	Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10  MHz (VCC = 2.7  to  5.5  V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	Typ. 6 mA ( $\dot{V}CC = 3.0 \text{ V, } \dot{f}(\dot{X}IN) = 10 \text{ MHz})'$
	Typ. 23 μA (VCC = 3.0 V, wait mode (peripheral clock off))
	Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) <sup>(1)</sup>
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

1. Specify the D version if D version functions are to be used.

Table 1.6 Product List for R8C/2F Group

Current of Dec. 2007

Part No.	ROM Capacity		RAM Package Type		Remarks	
Fait No.	Program ROM	Data flash	Capacity	r ackage Type	Remarks	
R5F212F2NFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
R5F212F4NFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F212F2DFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
R5F212F4DFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		
R5F212F2NXXXFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version	
R5F212F4NXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	Factory programming	
					product <sup>(1)</sup>	
R5F212F2DXXXFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	D version	
R5F212F4DXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	Factory programming	
					product <sup>(1)</sup>	

### NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Part Number, Memory Size, and Package of R8C/2F Group

## 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

Pin Name Information by Pin Number Table 1.7

Pin			I/O Pin Functions for of Peripheral Modules						
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator	
1		P3_5		(TRCIOD)(1)					
2		P3_7		TRAO					
3	RESET								
4	XOUT	P4_7							
5	VSS/AVSS								
6	XIN	P4_6							
7	VCC/AVCC								
8	MODE								
9		P4_5	INT0						
10		P1_7	ĪNT1	TRAIO					
11		P3_6	(INT1) <sup>(1)</sup>						
12		P3_1		TRBO					
13		P5_4		TRCIOD				ACOUT1	
14		P5_3		TRCIOC				ACOUT0	
15		P1_6			CLK0				
16		P1_5	( <del>INT1</del> ) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0				
17		P1_4			TXD0				
18		P1_3	KI3	(TRBO) <sup>(1)</sup>		AN11			
19		P1_2	KI2	TRCIOB		AN10			
20	VREF	P4_2							
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9			
22		P1_0	KI0			AN8			
23		P3_3	ĪNT3	TRCCLK					
24		P3_4		(TRCIOC) <sup>(1)</sup>					
25		P0_7				AN0	DA1		
26		P0_6				AN1	DA0		
27		P0_5			-	AN2		AVREF0	
28		P0_4		TREO		AN3		ACMP0	
29		P0_3				AN4		AVREF1	
30		P0_2				AN5		ACMP1	
31		P0_1				AN6			
32		P0_0				AN7			

1. Can be assigned to the pin in parentheses by a program.

#### 1.5 **Pin Functions**

Table 1.8 list Pin Functions.

Table 1.8 **Pin Functions** 

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. <sup>(1)</sup> To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB,	I/O	Sharing output-compare output / input-capture input / PWM /
	TRCIOC, TRCIOD		PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Receive data input pin
	TXD0	0	Transmit data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	Output pins from D/A converter
Comparator	AVREF0 to AVREF1	I	Reference voltage input pins to comparator
	ACMP0 to ACMP1	I	Analog voltage input pins to comparator
	ACOUT0 to ACOUT1	0	Comparison result output pins of comparator
I/O port	P0_0 to P0_7,	I/O	CMOS I/O ports. Each port has an I/O select direction
	P1_0 to P1_7,		register, allowing each pin in the port to be directed for input
	P3_1, P3_3 to P3_7,		or output individually.
	P4_5,		Any port set to input can be set to use a pull-up resistor or not
	P5_3, P5_4		by a program. P1_0 to P1_7 also function as LED drive ports.
Input port	D4 2 D4 6 D4 7	ı	-
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

#### 2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (2)<sup>(1)</sup> Table 4.2

Address	Register	Symbol	After reset
0040h	Register	Symbol	Alter reset
0040H			
0042h			
0042h			
0043H			
0044H			
0046h			
004011 0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004711 0048h	Timer RC interrupt Control Register	TRUIC	**************************************
0049h			
004911 004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004An	Timer KE interrupt Control Register	TREIC	**************************************
004Bh			
004CH	Voy Innut Intervent Control Devictor	KUPIC	XXXXX000b
	Key Input Interrupt Control Register  A/D Conversion Interrupt Control Register	ADIC	
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h	LIADTO T	COTIO	V//////2001
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Comparator 0 Interrupt Control Register	CM0IC	XXXXX000b
005Ch	Comparator 1 Interrupt Control Register	CM1IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Ch			
006Dh			
006En			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
V: Undofined		•	

X: Undefined NOTE: 1. The

The blank regions are reserved. Do not access locations in these regions.

SFR Information (3)<sup>(1)</sup> Table 4.3

	Register	Symbol	After reset
Address 0080h	register	Cyllibol	7 ttel reset
0081h			
0082h			
	<u></u>		
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009En			
	HADTO Top and the Market Desires	U0MR	001-
00A0h	UARTO Transmit/Receive Mode Register		00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0		000010006
	OARTO Hansilik Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C0 U0C1	00001000b
	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Transmit/Receive Control Register 1 UARTO Receive Buffer Register		00000010b XXh
00A6h 00A7h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h 00A7h 00A8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00AFh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B6h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00BCh 00B0h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.




Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	Farameter		Conditions	Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVCC	=	-	10	Bits
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	_	μS
Vref	Reference voltag	e		2.7	-	AVcc	V
VIA	Analog input voltage(2)			0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz

- 1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter		Min.	Тур.	Max.	Offic
-	Resolution		-	-	8	Bit
-	Absolute accuracy		_	-	1.0	%
tsu	Setup time		_	-	3	μS
Ro	Output resistor		4	10	20	kΩ
lVref	Reference power input current	(NOTE 2)	-	=	1.5	mA

### NOTES:

- 1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), Ivref flows into the D/A converters.



Table 5.5 Comparator Characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Unit		
	Falameter		Min.	Тур.	Max.	Offic
Vcref	Comparator reference voltage		0	=	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	=	Vcc+0.3	V
Vofs	Input offset voltage		=	=	±100	mV
Tcrsp	Response time		-	II	200	ns

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Linit		
Symbol	Parameter		Min.	Тур.	Max.	Unit
=	Program/erase endurance <sup>(2)</sup>	R8C/2E Group	100(3)	-	=	times
		R8C/2F Group	1,000 <sup>(3)</sup>	-	=	times
Ī	Byte program time		-	50	400	μS
=	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
=	Time from suspend until program/erase restart		=	=	3+CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
=	Read voltage		2.7	-	5.5	V
=	Program, erase temperature		0	_	60	°C
=	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	-	year

### NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

Symbol	Do	rom ator	Condition		Standard			Unit
	Parameter		Condition	Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Output "H" voltage Except P1_0 to P1_7, XOUT	Iон = −5 mA		Vcc - 2.0	_	Vcc	V
			IOH = -200 μA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = −10 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -1  mA	Vcc - 2.0	1	Vcc	V
			Drive capacity LOW	IOH = -500 μA	Vcc - 2.0	1	Vcc	V
Vol	Output "L" voltage	"L" voltage Except P1_0 to P1_7,	IoL = 5 mA		-	1	2.0	V
		XOUT	IoL = 200 μA		-	1	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 10 mA	-	_	2.0	V
			Drive capacity LOW	IoL = 5 mA	=	=	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	1	2.0	V
			Drive capacity LOW	IOL = 500 μA	=	=	2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Іін	Input "H" current		VI = 5 V, Vcc = 5 V		_	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		1	1	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			=	1.0	-	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	1	_	V

<sup>1.</sup> VCC = 4.2 to 5.5 V at  $T_{OPT} = -20$  to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

O		O Althor		Standard			11.3	
Symbol	Parameter		Condition	Min. Typ. Max.			Unit	
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	m/	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	m <i>P</i>	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	_	m/	
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	_	m/	
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	m/	
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	_	m.	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	10	15	m.	
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	_	m.	
				XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	=	m	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	75	μ/	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	60	μ/	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μΑ	
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	1.2	_	μA	

### **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	-	ns




Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
	i didilielei	Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	100	=	ns
twh(traio)	TRAIO input "H" width	40	=	ns
twl(traio)	TRAIO input "L" width	40	Ī	ns




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

### **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(XIN)	XIN input "L" width	40	-	ns




Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	300	-	ns
tWH(TRAIO)	TRAIO input "H" width	120	=	ns
tWL(TRAIO)	TRAIO input "L" width	120	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.

