



Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212e4nfp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2E Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2F Group.

Item	Function	Specification
CPU	Central	R8C/Tiny series core
	processing unit	<ul> <li>Number of fundamental instructions: 89</li> </ul>
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits
		• Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits $\rightarrow$ 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2E Group.
Power Supply	Voltage	Power-on reset
Voltage	detection circuit	Voltage detection 2
Detection		
I/O Ports	Programmable	Input-only: 3 pins
	I/O ports	<ul> <li>CMOS I/O ports: 25, selectable pull-up resistor</li> </ul>
		High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment
		function)
		<ul> <li>Oscillation stop detection: XIN clock oscillation stop detection</li> </ul>
		function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip
		oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• External: 4 sources, Internal: 13 sources, Software: 4 sources
		Priority levels: 7 levels
Watchdog Tim		15 bits $\times$ 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted
		every period), event counter mode, pulse width measurement mode,
		pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation
		mode (PWM output), programmable one-shot generation mode,
	Turne	programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM
		mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
		Output compare mode
Serial	UART0	Clock synchronous serial I/O/UART × 1
Interface		
LIN Module	1	Hardware LIN: 1 (timer RA, UART0)
A/D Converter	,	10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Comparator		2 circuits
- sinparator		

 Table 1.1
 Specifications for R8C/2E Group (1)

Item	Specification
Flash Memory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
	<ul> <li>Programming and erasure endurance: 10,000 times (data flash)</li> </ul>
	1,000 times (program ROM)
	<ul> <li>Program security: ROM code protect, ID code check</li> </ul>
	<ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10  MHz (VCC = 2.7  to  5.5  V)
Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
	Typ. 6 mA (VCC = $3.0 \text{ V}$ , f(XIN) = $10 \text{ MHz}$ )
	Typ. 23 $\mu$ A (VCC = 3.0 V, wait mode (peripheral clock off)) Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
On a ration of Armhiant Tamp a ratura	
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) <sup>(1)</sup>
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

Table 1.4	Specifications for R8C/2F Group (2)
-----------	-------------------------------------


NOTE:


1. Specify the D version if D version functions are to be used.



## 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.





Pin				I/O Pin F			ipheral Modules			
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator		
1		P3_5		(TRCIOD) <sup>(1)</sup>						
2		P3_7		TRAO						
3	RESET									
4	XOUT	P4_7								
5	VSS/AVSS									
6	XIN	P4_6								
7	VCC/AVCC									
8	MODE									
9		P4_5	INT0							
10		P1_7	INT1	TRAIO						
11		P3_6	(INT1) <sup>(1)</sup>							
12		P3_1		TRBO						
13		P5_4		TRCIOD				ACOUT1		
14		P5_3		TRCIOC				ACOUT0		
15		P1_6			CLK0					
16		P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0					
17		P1_4			TXD0					
18		P1_3	KI3	(TRBO) <sup>(1)</sup>		AN11				
19		P1_2	KI2	TRCIOB		AN10				
20	VREF	P4_2								
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9				
22		P1_0	KI0			AN8				
23		P3_3	INT3	TRCCLK						
24		P3_4		(TRCIOC) <sup>(1)</sup>						
25		P0_7				AN0	DA1			
26		P0_6				AN1	DA0			
27		P0_5				AN2		AVREF0		
28		P0_4		TREO		AN3		ACMP0		
29		P0_3				AN4		AVREF1		
30		P0_2				AN5		ACMP1		
31		P0_1				AN6				
32		P0_0				AN7				

 Table 1.7
 Pin Name Information by Pin Number

NOTE:

1. Can be assigned to the pin in parentheses by a program.

## 1.5 Pin Functions

Table 1.8 list Pin Functions.

## Table 1.8Pin Functions

Туре	Symbol	I/О Туре	Description
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. <sup>(1)</sup> To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Receive data input pin
	TXD0	0	Transmit data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	Output pins from D/A converter
Comparator	AVREF0 to AVREF1	I	Reference voltage input pins to comparator
	ACMP0 to ACMP1	I	Analog voltage input pins to comparator
	ACOUT0 to ACOUT1	0	Comparison result output pins of comparator
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5,	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not
	P5_3, P5_4		by a program. P1_0 to P1_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports


I: Input O: Output I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

## 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

## 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

## 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

## 3.2 R8C/2F Group

Figure 3.2 is a Memory Map of R8C/2F Group. The R8C/2F group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.


The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.





Address	Register	Symbol	After reset
0080h	rogiotor	Cymbol	7 1101 10001
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			1
0093h			1
0094h			
0095h			
0096h			
0096h			l
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
009Fh	11ART0 Transmit/Receive Mode Register	LIOME	00b
00A0h	UART0 Transmit/Receive Mode Register	UOMR	00h
00A0h 00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A0h 00A1h 00A2h	UART0 Transmit/Receive Mode Register UART0 Bit Rate Register UART0 Transmit Buffer Register		XXh XXh
00A0h 00A1h 00A2h 00A3h	UART0 Bit Rate Register UART0 Transmit Buffer Register	U0BRG U0TB	XXh XXh XXh
00A0h 00A1h 00A2h 00A3h 00A4h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0	U0BRG U0TB U0C0	XXh XXh XXh 00001000b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0	U0BRG U0TB U0C0	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ABh 00ADh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A5h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00AFh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A5h 00A5h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00AFh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A8h 00AAh 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B4h 00B3h 00B4h 00B5h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ASh 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A3h 00A5h 00A5h 00A7h 00A5h 00A7h 00A5h 00A7h 00A5h 00A7h 00A7h 00A5h 00A7h 00A8h 00A7h 0008h 000A7h 0008h 000A7h 00085h	UART0 Bit Rate Register UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A9h 00AAh 00ABh 00ACh 00ASh 00A3h 00A5h 00A5h 000A5h 000A5h 000A5h 000A5h 000A5h 000A5h 000A5h 00085h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A5h 00A6h 00A5h 00A8h 00A8h 00A8h 00A8h 00A2h 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B3h 00B3h 00B6h 00B7h 00B8h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h 00B6h 00B7h 00B8h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h 00B5h 00B8h 00B9h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B4h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B8h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B3h 00B5h 00B8h 00B9h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00AAh 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B4h 00B3h 00B3h 00B3h 00B3h 00B3h 00B3h 00B8h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A8h 00A8h 00A2h 00A2h 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B0h 00B3h 00B3h 00B3h 00B6h 00B6h 00B3h 00B8h 00B8h 00B8h 00B6h 00B6h 00B6h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh
00A0h 00A1h 00A2h 00A3h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00ACh 00B3h 00B3h 00B3h 00B5h 00B5h 00B5h 00B3h 00B3h 00B3h	UARTO Bit Rate Register UARTO Transmit Buffer Register UARTO Transmit/Receive Control Register 0 UARTO Transmit/Receive Control Register 1	U0BRG U0TB U0C0 U0C1	XXh XXh XXh 00001000b 00000010b XXh

## SFR Information (3)<sup>(1)</sup> Table 4.3

X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	After reset
0180h		Cymbol	7 1101 10001
0181h			
0182h			
01820			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			t
0194h			1
0195h			t
0196h			1
0197h			ł
0197h 0198h			łł
01900			l
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A311			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			1
01ACh			
01ADh			1
01AEh			ł
			l
01AFh			Į
01B0h			4
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			
01B5h	Flash Memory Control Register1	FMR1	100000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
01B8h			
01B9h			1
01B9h			ł
			l
01BBh			l
01BCh			Į
01BDh			
01BEh			
01BFh			

## Table 4.7SFR Information (7)<sup>(1)</sup>

FFFFh Option Function Select Register

X: Undefined NOTES:

L

1. The blank regions are reserved. Do not access locations in these regions.

2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

OFS

(Note 2)




Figure 5.1	Ports P0, P1,	and P3 to P5	Timing	Measurement	Circuit
------------	---------------	--------------	--------	-------------	---------

Table 5.3	A/D Converter	Characteristics

Symbol	Parameter		Conditions	Standard			Unit
Symbol	1	arameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bits
-	Absolute	10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder	•	Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	$\phi$ AD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.7	-	AVcc	V
Via	Analog input voltage <sup>(2)</sup>			0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVcc = 2.7 to 5.5 V	0.25	1	10	MHz
	clock frequency	With sample and hold	Vref = AVcc = 2.7 to 5.5 V	1	_	10	MHz

NOTES:

1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

## Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Conditions -	Standard			Unit
Symbol	Farameter		Min.	Тур.	Max.	Onit
-	Resolution		-	-	8	Bit
_	Absolute accuracy		-	-	1.0	%
tsu	Setup time		-	-	3	μS
Ro	Output resistor		4	10	20	kΩ
l∨ref	Reference power input current	(NOTE 2)	-	-	1.5	mA

NOTES:

1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

 This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), IVref flows into the D/A converters.

Table 5.5	Comparator Characteri	stics <sup>(1)</sup>
-----------	-----------------------	----------------------

Symbol	Parameter	Conditions		Standa	rd	Unit
Symbol	Falanielei	Conditions	Min.	Тур.	Max.	Unit
Vcref	Comparator reference voltage		0	-	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	-	Vcc+0.3	V
Vofs	Input offset voltage		-	-	±100	mV
Tcrsp	Response time		-	Ì	200	ns

NOTE:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Symbol	Parameter	Conditions		Standa	tandard		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit	
-	Program/erase endurance <sup>(2)</sup>	R8C/2E Group	100(3)	-	-	times	
		R8C/2F Group	1,000 <sup>(3)</sup>	-	-	times	
-	Byte program time		-	50	400	μs	
-	Block erase time		-	0.4	9	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	97+CPUcl × 6 cycle		μS	
_	Interval from erase start/restart until following suspend request		650	-	_	μS	
_	Interval from program start/restart until following suspend request		0	-	_	ns	
-	Time from suspend until program/erase restart		-	-	3+CPU clock × 4 cycles	μS	
-	Program, erase voltage		2.7	-	5.5	V	
-	Read voltage		2.7	-	5.5	V	
-	Program, erase temperature		0	-	60	°C	
-	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	-	year	

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to  $60^{\circ}$ C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falanetei	Condition	Min.	Min. Typ. Max.		Unit
Vpor1	Power-on reset valid voltage <sup>(3)</sup>		-	-	0.1	V
Vpor2	Power-on reset valid voltage		0	-	2.6	V
trth	External power Vcc rise gradient <sup>(2)</sup>		20	_	_	mV/msec

Table 5.10	Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics
------------	--

NOTES:

1. The measurement condition is  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.

2. This condition (external power Vcc rise gradient) does not apply if Vcc  $\ge$  1.0 V.

3. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}C \le T_{opr} \le 85^{\circ}C$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}C \le T_{opr} < -20^{\circ}C$ .




Figure 5.3 Reset Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
fOCO40M	High-speed on-chip oscillator frequency	Vcc = 4.75 V to 5.25 V	39.2	40	40.8	MHz
	temperature • supply voltage dependence	$0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.5 V	38.8	40	41.2	MHz
		$-20^\circ C \leq T_{opr} \leq 85^\circ C^{(2)}$				
		Vcc = 3.0 V to 5.5 V	38.4	40	41.6	MHz
		$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	38	40	42	MHz
		$-20^{\circ}C \le T_{opr} \le 85^{\circ}C^{(2)}$				
		Vcc = 2.7 V to 5.5 V	37.6	40	42.4	MHz
		$-40^{\circ}C \le T_{opr} \le 85^{\circ}C^{(2)}$				
		Vcc = 5.0 V ±10%	38.8	40	40.8	MHz
		$-20^{\circ}C \le T_{opr} \le 85^{\circ}C^{(2)}$				
		$Vcc = 5.0 V \pm 10\%$	38.4	40	40.8	MHz
	_40°C ≤	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C^{(2)}$				
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	-	MHz
	correction value in FRA7 register is written to	Vcc = 2.7 V to 5.5 V	-3%	-	3%	%
	FRA1 register	$-20^{\circ}C \le T_{opr} \le 85^{\circ}C$				
-	Value in FRA1 register after reset		08h	-	F7h	-
-	Oscillation frequency adjustment unit of high-	Adjust FRA1 register	-	+0.3	-	MHz
ļ	speed on-chip oscillator	(value after reset) to -1				
-	Oscillation stability time		-	10	100	μS
-	Self power consumption at oscillation	$VCC = 5.0 V$ , $Topr = 25^{\circ}C$	-	400	-	μA

NOTES:

1. Vcc = 2.7 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. These standard values show when the FRA1 register value after reset is assumed.

## Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falanelei	Condition	Min.	Тур.	Max.	Unit
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
-	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	$VCC = 5.0 V$ , $Topr = 25^{\circ}C$	-	15	-	μA

NOTE:

1. Vcc = 2.7 to 5.5 V,  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

## Table 5.13 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Standard		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	-	2000	μs
td(R-S)	STOP exit time <sup>(3)</sup>		1	1	150	μS

NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr} = 25^{\circ}C$ .

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Symbol	Do	rameter	Conditio		Si	andard		Unit
Symbol	Pa	lameter	Conduc	ווכ	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = -5 mA		Vcc - 2.0	-	Vcc	V
		XOUT	Іон = -200 μА		Vcc - 0.5	-	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -10 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -5 mA	Vcc - 2.0	-	Vcc	V
		XOUT	Drive capacity HIGH	Іон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IOL = 5 mA		-	-	2.0	V
		XOUT	IoL = 200 μA		-	-	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 10 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 5 mA	-	-	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	-	-	2.0	V
Vt+-Vt-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Ін	Input "H" current		VI = 5 V, Vcc = 5 V		_	-	5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5 V		-	-	-5.0	μA
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	_	MΩ
Vram	RAM hold voltage	•	During stop mode		1.8	-	-	V

## Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]


NOTE:

1. Vcc = 4.2 to 5.5 V at  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.15	Electrical Characteristics (2) [Vcc = 5 V]
	(Topr = $-20$ to 85°C (N version) / $-40$ to 85°C (D version), unless otherwise specified.)

					Standard	k	
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	75	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	60	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	1.2	_	μA

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	-	ns	
tW(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXD0 output delay time	-	50	ns	
th(C-Q)	TXD0 hold time	0	-	ns	
tsu(D-C)	RXD0 input setup time	50	-	ns	
th(C-D)	RXD0 input hold time	90	-	ns	



## Table 5.19 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tw(INH)	INTi input "H" width	250 <sup>(1)</sup>	-	ns	
tw(INL)	INTi input "L" width	250(2)	-	ns	

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.7 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

# Table 5.21Electrical Characteristics (4) [Vcc = 3 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standaro	b	Unit
Symbol	Falametei		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	I	6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	_	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	_	23	55	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.7	3.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	1.1	_	μΑ

Table 5.24 Serial Interface	
-----------------------------	--

Symbol	Parameter		Standard		
Symbol	Faranielei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	300	-	ns	
tw(ckh)	CLK0 input "H" width	150	-	ns	
tW(CKL)	CLK0 Input "L" width	150	-	ns	
td(C-Q)	TXD0 output delay time	-	80	ns	
th(C-Q)	TXD0 hold time	0	-	ns	
tsu(D-C)	RXD0 input setup time	70	-	ns	
th(C-D)	RXD0 input hold time	90	-	ns	




# Table 5.25 External Interrupt INTi (i = 0, 1, 3) Input


Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tw(INH)	INTi input "H" width	380 <sup>(1)</sup>	-	ns
tw(INL)	INTi input "L" width	380(2)	-	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





## RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as an evel and inferent information in the data current for the purpose of any data programs. Algorithms, and application is a the development of a different information in the data diagrams, charts, programs, algorithms, and application is additional and different information in the data different information in the data the information in the data different information included in the document.
  Renes



## **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

## Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com