

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212f2nfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Table 1.4 Specifications for R8C/2F Group (2)

· · · · · · · · · · · · · · · · · · ·	
Item	Specification
Flash Memory	<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
	<ul> <li>Programming and erasure endurance: 10,000 times (data flash)</li> </ul>
	1,000 times (program ROM)
	Program security: ROM code protect, ID code check
	Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V),
Voltage	f(XIN) = 10  MHz (VCC = 2.7  to  5.5  V)
Current consumption	Typ. 10 mA (VCC = $5.0 \text{ V}$ , $f(XIN) = 20 \text{ MHz}$ )
	Typ. 6 mA ( $\dot{V}CC = 3.0 \text{ V, } \dot{f}(\dot{X}IN) = 10 \text{ MHz})'$
	Typ. 23 μA (VCC = 3.0 V, wait mode (peripheral clock off))
	Typ. 0.7 μA (VCC = 3.0 V, stop mode)
Operating Ambient Temperature	-20 to 85°C (N version)
	-40 to 85°C (D version) <sup>(1)</sup>
Package	32-pin LQFP
	Package code: PLQP0032GB-A (previous code: 32P6U-A)

## NOTE:

1. Specify the D version if D version functions are to be used.

# 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

#### 2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

# 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



# 3. Memory

## 3.1 R8C/2E Group

Figure 3.1 is a Memory Map of R8C/2E Group. The R8C/2E group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2E Group

# 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)<sup>(1)</sup>

Address	Register	Symbol	After reset
0000h		,	
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0000h	System Clock Control Register 1	CM1	00100000b
0007H	System Clock Control Register 1	CIVIT	001000000
0009h			
0009H	Drotost Dogistor	PRCR	00h
	Protect Register	PRCR	00h
000Bh		000	
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h	1		00h
0017h			
0017H			
0019h			
0019h			
001An			
	Count Course Boots of an Marke Books to	CODD	001-
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b <sup>(4)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	Tright opeca on only oscillator control register 2	11002	0011
0020h			
0027fi 0028h			
0029h			
002Ah			
002Bh			
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	When Shipping
0030h			
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 (2)	VCA2	00100000b
0033h	<u> </u>		
0034h			
0035h			
0035h	Voltage Monitor 1 Circuit Control Beginter(3)	VW1C	00001000b
	Voltage Monitor 1 Circuit Control Register(3)		
0037h	Voltage Monitor 2 Circuit Control Register <sup>(3)</sup>	VW2C	00h
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
<del> </del>		ļ	

## 003Fh X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect this register.
- 3. Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect b2 and b3.
- 4. The CSPROINI bit in the OFS register is set to 0.

SFR Information (2)<sup>(1)</sup> Table 4.2

Address	Register	Symbol	After reset
0040h	Register	Symbol	Alter reset
0040H			
0042h			
0042h			
0043H			
0044H			
0046h			
004011 0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004711 0048h	Timer RC interrupt Control Register	TRUIC	**************************************
0049h			
004911 004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004An	Timer KE interrupt Control Register	TREIC	**************************************
004Bh			
004CH	Voy Innut Intervent Control Devictor	KUPIC	XXXXX000b
	Key Input Interrupt Control Register  A/D Conversion Interrupt Control Register	ADIC	
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h	LIADTO T	COTIO	V//////2001
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Comparator 0 Interrupt Control Register	CM0IC	XXXXX000b
005Ch	Comparator 1 Interrupt Control Register	CM1IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Ch			
006Dh			
006En			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
V: Undofined		•	

X: Undefined NOTE: 1. The

The blank regions are reserved. Do not access locations in these regions.

SFR Information (3)<sup>(1)</sup> Table 4.3

	Register	Symbol	After reset
Address 0080h	register	Cyllibol	7 ttel reset
0081h			
0082h			
	<u></u>		
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009En			
	HADTO Top and the Market Desires	U0MR	001-
00A0h	UARTO Transmit/Receive Mode Register		00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0		000010006
	OARTO Hansilik Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C0 U0C1	00001000b
	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Transmit/Receive Control Register 1 UARTO Receive Buffer Register		00000010b XXh
00A6h 00A7h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h 00A7h 00A8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00AFh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B6h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00BCh 00B0h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (4)<sup>(1)</sup> Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C711			
00C9h			
00C9h			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h		1	
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h	· · · · · · · · · · · · · · · · · · ·	7.200.12	
00D6h	A/D Control Register 0	ADCON0	00h
00D0H	A/D Control Register 1	ADCON0 ADCON1	00h
00D711	D/A Register 0	DA0	00h
00D6H	D/A Register 0	DAU	0011
	D/A D : :	D.4.4	001
00DAh	D/A Register 1	DA1	00h
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	<b>3</b>		
00E5h	Port P3 Register	P3	00h
00E6h	1 of the stageoter	1.0	
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
		P5	00h
00E9h	Port P5 Register		
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h		1	
00F3h			
00F4h			
00F5h			
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F7H	Port Mode Register	PMR	00h
00505			
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register	P1DRR	00h
00FFh	1 of 1 1 bill o capacity control regions		

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (6)<sup>(1)</sup> Table 4.6

Address	Register	Symbol	After reset
0140h	•		
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h 0155h			
0156h			
0157h			
0157H			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h 0174h	Comparator 0 Control Register	ACCR0	00001000b
0174h 0175h	Comparator 1 Control Register  Comparator 1 Control Register	ACCR0 ACCR1	00001000b
0175h	Comparator / Control negister	AUUN I	000010000
0176H	Comparator Mode Register	ACMR	00h
0177h	Comparator mode register	, COIVII C	00.1
0178h			
0179H 017Ah			
017An			
017Ch			
017Dh			
017Eh			
017Fh			
X: Undefined			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (7)<sup>(1)</sup> Table 4.7

Address	Register	Symbol	After reset
0180h		5,	7.11.01.10001
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0191h 0192h			
0192h			
0193h 0194h			
0194h 0195h			
01950			
0196h			
0197h			
0198h 0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Florit Manager Constrail Descriptor 4	EMD4	04000000
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B4h	Florit Manager Constrail Descriptors	EMD4	4000000Vb
01B5h	Flash Memory Control Register1	FMR1	1000000Xb
01B6h	EL LM	EMPO	0000004
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
-			

FFFFh Option Function Select Register OFS (Note 2)

X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
   The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Table 5.5 Comparator Characteristics<sup>(1)</sup>

Symbol Parameter	Doromotor	Conditions		Unit		
	Falameter		Min.	Тур.	Max.	Offic
Vcref	Comparator reference voltage		0	=	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	=	Vcc+0.3	V
Vofs	Input offset voltage		=	=	±100	mV
Tcrsp	Response time		-	II	200	ns

### NOTE:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Linit		
Symbol		Conditions	Min.	Тур. Мах.		Unit
=	Program/erase endurance <sup>(2)</sup>	R8C/2E Group	100(3)	-	-	times
		R8C/2F Group	1,000 <sup>(3)</sup>	-	=	times
Ī	Byte program time		-	50	400	μS
=	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
=	Time from suspend until program/erase restart		=	=	3+CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
=	Read voltage		2.7	-	5.5	V
=	Program, erase temperature		0	_	60	°C
=	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V $0^{\circ}$ C $\leq$ Topr $\leq$ 60°C(2)	39.2	40	40.8	MHz
		Vcc = 3.0  V to  5.5  V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}^{(2)}$	38.8	40	41.2	MHz
		Vcc = 3.0  V to  5.5  V $-40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38.4	40	41.6	MHz
		Vcc = 2.7  V to  5.5  V $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38	40	42	MHz
		Vcc = 2.7  V to  5.5  V -40°C \le Topr \le 85°C(2)	37.6	40	42.4	MHz
		$Vcc = 5.0 \text{ V } \pm 10\%$ $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38.8	40	40.8	MHz
		$Vcc = 5.0 \text{ V } \pm 10\%$ $-40^{\circ}C \leq Topr \leq 85^{\circ}C^{(2)}$	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	_	36.864	_	MHz
	correction value in FRA7 register is written to FRA1 register	Vcc = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C	-3%	-	3%	%
_	Value in FRA1 register after reset		08h	-	F7h	_
_	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
=	Oscillation stability time		-	10	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	400	_	μΑ

### NOTES:

- 1. Vcc = 2.7 to 5.5 V,  $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
=	Oscillation stability time		=	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	15	=	μΑ

## NOTE:

1. Vcc = 2.7 to 5.5 V,  $T_{opr} = -20$  to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

**Table 5.13** Power Supply Circuit Timing Characteristics

Svmbol	Parameter	Condition		Standard		
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	=	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr} = 25$ °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

Cumbal	Parameter Condition			Standard			Unit	
Symbol	Pa	raiametei Condition		on	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Except P1_0 to P1_7,	Iон = −5 mA		Vcc - 2.0	_	Vcc	V
		XOUT	IOH = -200 μA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = −10 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Drive capacity HIGH	IOH = -1 mA	Vcc - 2.0	1	Vcc	V
			Drive capacity LOW	IOH = -500 μA	Vcc - 2.0	1	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IoL = 5 mA		-	1	2.0	V
		XOUT	IoL = 200 μA		-	1	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 10 mA	-	_	2.0	V
			Drive capacity LOW	IoL = 5 mA	=	=	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	1	2.0	V
			Drive capacity LOW	IOL = 500 μA	=	=	2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, CLK0			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
Іін	Input "H" current		VI = 5 V, Vcc = 5 V		_	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		1	1	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			=	1.0	-	МΩ
VRAM	RAM hold voltage		During stop mode		1.8	1	_	V

<sup>1.</sup> VCC = 4.2 to 5.5 V at  $T_{OPT} = -20$  to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Doromotor	O contribution	0 1111	Standard		t	
Symbol	Parameter		Condition	Min.	Тур.	Max.	Uni
CC	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	m/
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	m <i>P</i>
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	_	m/
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	_	m/
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	m/
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	_	m.
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	10	15	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	_	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	=	m
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	75	μ/
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	60	μ/
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	1.2	_	μA

## **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter	Stan	dard	Unit
Symbol I arameter		Min.	Max.	Offic
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(XIN)	XIN input "L" width	25	-	ns




Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Cymbol		Max.	Offic
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	Ī	ns




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	b	Unit
Symbol	Faiailielei		Condition	Min.	Тур.	Max.	Uiil
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	6	-	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
	on- osc	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	1	25	70	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	1.1	_	μΑ

Table 5.24 Serial Interface
-----------------------------

Symbol	Parameter	Stan	Unit	
	Farameter	Min.	Max.	Offic
tc(CK)	CLK0 input cycle time	300	=	ns
tW(CKH)	CLK0 input "H" width	150	-	ns
tW(CKL)	CLK0 Input "L" width	150	-	ns
td(C-Q)	TXD0 output delay time	=	80	ns
th(C-Q)	TXD0 hold time	0	-	ns
tsu(D-C)	RXD0 input setup time	70	-	ns
th(C-D)	RXD0 input hold time	90	-	ns




Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.25 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Symbol Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tW(INH)	INTi input "H" width	380 <sup>(1)</sup>	-	ns	
tW(INL)	INTi input "L" width	380(2)	-	ns	

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 3 V