

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212f4dfp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



R8C/2E Group, R8C/2F Group RENESAS MCU

REJ03B0222-0100 Rev.1.00 Dec 14, 2007

1. Overview

1.1 Features

The R8C/2E Group and R8C/2F Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2F Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/2E Group and R8C/2F Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



Page 1 of 39

1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2E Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2F Group.

Table 1.1 Specifications for R8C/2E Group (1)

Item	Function	Specification
CPU	Central	R8C/Tiny series core
	processing unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2E Group.
Power Supply	Voltage	Power-on reset
Voltage	detection circuit	Voltage detection 2
Detection		Totage detection _
I/O Ports	Programmable	Input-only: 3 pins
,, 0 , 0, 10	I/O ports	CMOS I/O ports: 25, selectable pull-up resistor
	" o porto	• High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
Olook	circuits	On-chip oscillator (high-speed, low-speed)
	Onouns	(high-speed on-chip oscillator has a frequency adjustment
		function)
		Oscillation stop detection: XIN clock oscillation stop detection
		function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip
Interrupte		oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• External: 4 sources, Internal: 13 sources, Software: 4 sources
Watchdog Tim	or	 Priority levels: 7 levels 15 bits x 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
Tillel	Tilllel KA	Timer mode (period timer), pulse output mode (output level inverted
		every period), event counter mode, pulse width measurement mode,
		pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
	Tilliel IXD	Timer mode (period timer), programmable waveform generation
		mode (PWM output), programmable one-shot generation mode,
		programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
	Timer ite	Timer mode (input capture function, output compare function), PWM
		mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
		Output compare mode
Serial	UART0	Clock synchronous serial I/O/UART x 1
Interface		
LIN Module	l	Hardware LIN: 1 (timer RA, UART0)
A/D Converter	•	10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits
Comparator		2 circuits
		1

Pin Name Information by Pin Number Table 1.7

Pin				I/O Pin F	unctions for	of Peripheral I	Modules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator
1		P3_5		(TRCIOD)(1)				
2		P3_7		TRAO				
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0					
10		P1_7	ĪNT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾					
12		P3_1		TRBO				
13		P5_4		TRCIOD				ACOUT1
14		P5_3		TRCIOC				ACOUT0
15		P1_6			CLK0			
16		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO) ⁽¹⁾		AN11		
19		P1_2	KI2	TRCIOB		AN10		
20	VREF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9		
22		P1_0	KI0			AN8		
23		P3_3	ĪNT3	TRCCLK				
24		P3_4		(TRCIOC) ⁽¹⁾				
25		P0_7				AN0	DA1	
26		P0_6				AN1	DA0	
27		P0_5			-	AN2		AVREF0
28		P0_4		TREO		AN3		ACMP0
29		P0_3				AN4		AVREF1
30		P0_2				AN5		ACMP1
31		P0_1				AN6		
32		P0_0				AN7		

NOTE:

1. Can be assigned to the pin in parentheses by a program.

1.5 **Pin Functions**

Table 1.8 list Pin Functions.

Table 1.8 **Pin Functions**

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. ⁽¹⁾ To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB,	I/O	Sharing output-compare output / input-capture input / PWM /
	TRCIOC, TRCIOD		PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Receive data input pin
	TXD0	0	Transmit data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	Output pins from D/A converter
Comparator	AVREF0 to AVREF1	I	Reference voltage input pins to comparator
	ACMP0 to ACMP1	I	Analog voltage input pins to comparator
	ACOUT0 to ACOUT1	0	Comparison result output pins of comparator
I/O port	P0_0 to P0_7,	I/O	CMOS I/O ports. Each port has an I/O select direction
	P1_0 to P1_7,		register, allowing each pin in the port to be directed for input
	P3_1, P3_3 to P3_7,		or output individually.
	P4_5,		Any port set to input can be set to use a pull-up resistor or not
	P5_3, P5_4		by a program. P1_0 to P1_7 also function as LED drive ports.
Input port	D4 2 D4 6 D4 7	ı	-
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. Memory

3.1 R8C/2E Group

Figure 3.1 is a Memory Map of R8C/2E Group. The R8C/2E group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2E Group

3.2 R8C/2F Group

Figure 3.2 is a Memory Map of R8C/2F Group. The R8C/2F group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2F Group

SFR Information (2)⁽¹⁾ Table 4.2

Address	Register	Symbol	After reset
0040h	Register	Symbol	Alter reset
0040H			
0042h			
0042h			
0043H			
0044H			
0046h			
004011 0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
004711 0048h	Timer RC interrupt Control Register	TRUIC	**************************************
0049h			
004911 004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004An	Timer KE interrupt Control Register	TREIC	**************************************
004Bh			
004CH	Voy Innut Intervent Control Devictor	KUPIC	XXXXX000b
	Key Input Interrupt Control Register A/D Conversion Interrupt Control Register	ADIC	
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh			
0050h	LIADTO T	COTIO	V//////2001
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h			
0054h			
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	Comparator 0 Interrupt Control Register	CM0IC	XXXXX000b
005Ch	Comparator 1 Interrupt Control Register	CM1IC	XXXXX000b
005Dh	INTO Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Ch			
006Dh			
006En			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
V: Undofined		•	

X: Undefined NOTE: 1. The

The blank regions are reserved. Do not access locations in these regions.

SFR Information (3)⁽¹⁾ Table 4.3

	Register	Symbol	After reset
Address 0080h	register	Cyllibol	7 ttel reset
0081h			
0082h			
	<u></u>		
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009En			
	HADTO Top and the Market Desires	U0MR	001-
00A0h	UARTO Transmit/Receive Mode Register		00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0		000010006
	OARTO Hansilik Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C0 U0C1	00001000b
	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Transmit/Receive Control Register 1 UARTO Receive Buffer Register		00000010b XXh
00A6h 00A7h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h 00A7h 00A8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00AFh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B6h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00BCh 00B0h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (5)⁽¹⁾ Table 4.5

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	00h
010111 0102h	Timer RA Mode Register	TRAMR	00h
0102H	Timer RA Prescaler Register	TRAPRE	FFh
0103h	Timer RA Register	TRA	FFh
0105h	Tilliei TA Tegistei	TIVA	1111
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0107H	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010An	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010En	Time RD Filliary Register	TRUFK	1111
0110h			
0110h			
0111h			
011211 0113h			
0114h			
0114H			
0116h			
0117h			
0117h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah	Time NE Compare Data Negister	TINLIVIIIN	0011
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Clock Source Select Register	TRECSR	00001000b
011Fh	Time NE Clock Source Select Register	TREGGR	000010000
0120h	Timer RC Mode Register	TRCMR	01001000b
0120H	Timer RC Control Register 1	TRCCR1	00h
0121h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h	Timor No Country	1110	00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h	Timor No Contra Noglotor A	11100101	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	Timos No Conorda Nogloto. 2		FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	, ,		
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
X: Undefined			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.




Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	'	raiametei	Conditions	Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC	=	-	10	Bits
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	_	μS
Vref	Reference voltag	e		2.7	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz

NOTES:

- 1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 D/A Converter Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter		Min.	Тур.	Max.	Offic
-	Resolution		-	-	8	Bit
-	Absolute accuracy		_	-	1.0	%
tsu	Setup time		_	-	3	μS
Ro	Output resistor		4	10	20	kΩ
IVref	Reference power input current	(NOTE 2)	-	=	1.5	mA

- 1. AVcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included. Also, even if the VCUT bit in the ADCON1 register is set to 0 (VREF not connected), Ivref flows into the D/A converters.



Table 5.5 Comparator Characteristics⁽¹⁾

Symbol	Parameter	Conditions		Unit		
	Falameter	Conditions	Min.	Тур.	Max.	Offic
Vcref	Comparator reference voltage		0	=	Vcc-1.2	V
Vcin	Comparator input voltage		-0.3	=	Vcc+0.3	V
Vofs	Input offset voltage		=	=	±100	mV
Tcrsp	Response time		-	II	200	ns

NOTE:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.6 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Linit		
Syrribor		Conditions	Min.	Тур.	Max.	Unit
=	Program/erase endurance ⁽²⁾	R8C/2E Group	100(3)	-	=	times
		R8C/2F Group	1,000 ⁽³⁾	-	=	times
Ī	Byte program time		-	50	400	μS
=	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	_	μS
-	Interval from program start/restart until following suspend request		0	-	_	ns
=	Time from suspend until program/erase restart		=	=	3+CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
=	Read voltage		2.7	-	5.5	V
=	Program, erase temperature		0	_	60	°C
=	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol		Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V 0° C \leq Topr \leq 60°C(2)	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.5 V $-20^{\circ}\text{C} \le \text{Topr} \le 85^{\circ}\text{C}^{(2)}$	38.8	40	41.2	MHz
		Vcc = 3.0 V to 5.5 V $-40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38.4	40	41.6	MHz
		Vcc = 2.7 V to 5.5 V $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38	40	42	MHz
		Vcc = 2.7 V to 5.5 V -40°C \le Topr \le 85°C(2)	37.6	40	42.4	MHz
		$Vcc = 5.0 \text{ V } \pm 10\%$ $-20^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C}^{(2)}$	38.8	40	40.8	MHz
		$Vcc = 5.0 \text{ V } \pm 10\%$ $-40^{\circ}C \leq Topr \leq 85^{\circ}C^{(2)}$	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	_	36.864	_	MHz
	correction value in FRA7 register is written to FRA1 register	Vcc = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C	-3%	-	3%	%
_	Value in FRA1 register after reset		08h	-	F7h	_
_	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
=	Oscillation stability time		-	10	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	400	_	μΑ

NOTES:

- 1. Vcc = 2.7 to 5.5 V, $T_{opr} = -20 \text{ to } 85^{\circ}\text{C}$ (N version) / $-40 \text{ to } 85^{\circ}\text{C}$ (D version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
=	Oscillation stability time		=	10	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	=	15	=	μΑ

NOTE:

1. Vcc = 2.7 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.13 Power Supply Circuit Timing Characteristics

Svmbol	Parameter	Condition	,	Unit		
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and $T_{opr} = 25$ °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Danamatan	0 18			1.1-2		
Symbol	Parameter		Condition	Min.	Standard Typ.	Max.	Uni
CC	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	m/
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	m <i>P</i>
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	_	m/
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	_	m/
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	m/
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	_	m.
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	10	15	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	_	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	m.
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	=	m
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	130	300	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	-	25	75	μ/
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	60	μ/
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	_	0.8	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	1.2	_	μA

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanetei	Min.	Max.	Offic
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	=	ns
twl(XIN)	XIN input "L" width	25	-	ns




Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Parameter	Stan	Unit	
Symbol	Faidilletei	Min.	Max.	Offic
tc(TRAIO)	TRAIO input cycle time	100	-	ns
twh(traio)	TRAIO input "H" width	40	-	ns
twl(traio)	TRAIO input "L" width	40	Ī	ns




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.18 Serial Interface	terfac	l In	Serial	1	18	5.	le	Tab	1
-----------------------------	--------	------	--------	---	----	----	----	-----	---

Symbol	Parameter		Standard			
	Farameter	Min.	Max.	Unit		
tc(CK)	CLK0 input cycle time	200	_	ns		
tW(CKH)	CLK0 input "H" width	100	-	ns		
tW(CKL)	CLK0 input "L" width	100	-	ns		
td(C-Q)	TXD0 output delay time	-	50	ns		
th(C-Q)	TXD0 hold time	0	=	ns		
tsu(D-C)	RXD0 input setup time	50	=	ns		
th(C-D)	RXD0 input hold time	90	-	ns		




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.19 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard			
Symbol	Falanielei	Min.	Max.	Unit		
tW(INH)	ĪNTi input "H" width	250 ⁽¹⁾	-	ns		
tW(INL)	INTi input "L" width	250(2)	-	ns		

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.20 Electrical Characteristics (3) [Vcc = 3 V]

Curah al	Dave		Come	J:4:	S		I India	
Symbol	Para	ımeter	Condition		Min.	Тур.	Max.	Unit
Voн	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = −1 mA		Vcc - 0.5	=	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = −2 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = −0.1 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	=	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA	•	-	=	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	=	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	=	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, CLKO			0.1	0.3	-	V
		RESET			0.1	0.4	_	V
Iн	Input "H" current	•	VI = 3 V, Vcc = 3	V	-	-	4.0	μА
lı∟	Input "L" current		VI = 0 V, Vcc = 3	V	-	-	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, $Vcc = 3$	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0	_	ΜΩ
VRAM	RAM hold voltage		During stop mode	e	1.8	-	_	V

^{1.} Vcc = 2.7 to 3.3 V at Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition		;	Unit		
Symbol	Faiailielei		Condition	Min.	Тур.	Max.	Uiil
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	6	-	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
	High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA		
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
	c c n	Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 VCA20 = 1	1	25	70	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 VCA20 = 1	-	23	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	1.1	_	μА