

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212f4dfp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Table 1.3 Specifications for R8C/2F Group (1)

Item	Function	Specification
CPU		·
CPU	Central	R8C/Tiny series core
	processing unit	Number of fundamental instructions: 89
		Minimum instruction execution time:      (*(*(*)*)***
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/2F Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 2
Detection		
I/O Ports	Programmable	• Input-only: 3 pins
<del></del>	I/O ports	CMOS I/O ports: 25, selectable pull-up resistor
		High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
	3 5 3.1.0	(high-speed on-chip oscillator has a frequency adjustment
		function)
		Oscillation stop detection: XIN clock oscillation stop detection
		function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:      Chanderd an existing mode //kigh an end plack, high an end on a high.
		Standard operating mode (high-speed clock, high-speed on-chip
Into an or to		oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		• External: 4 sources, Internal: 13 sources, Software: 4 sources
) A /		Priority levels: 7 levels
Watchdog Time		15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted
		every period), event counter mode, pulse width measurement mode,
	Time : DD	pulse period measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation
		mode (PWM output), programmable one-shot generation mode,
	T' DC	programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM
	T: DE	mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
Coriol	LIADTO	Output compare mode
Serial	UART0	Clock synchronous serial I/O/UART x 1
Interface		Hard and INLA (Cons. DA. HADTC)
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function
D/A Converter		8-bit resolution × 2 circuits 2 circuits
Comparator		

# 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

## 1.4 Pin Assignment

Figure 1.4 shows Pin Assignments (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignments (Top View)

Pin Name Information by Pin Number Table 1.7

Pin				I/O Pin F	unctions for	of Peripheral I	Modules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	D/A Converter	Comparator
1		P3_5		(TRCIOD)(1)				
2		P3_7		TRAO				
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0					
10		P1_7	ĪNT1	TRAIO				
11		P3_6	(INT1) <sup>(1)</sup>					
12		P3_1		TRBO				
13		P5_4		TRCIOD				ACOUT1
14		P5_3		TRCIOC				ACOUT0
15		P1_6			CLK0			
16		P1_5	( <del>INT1</del> ) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO) <sup>(1)</sup>		AN11		
19		P1_2	KI2	TRCIOB		AN10		
20	VREF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG		AN9		
22		P1_0	KI0			AN8		
23		P3_3	ĪNT3	TRCCLK				
24		P3_4		(TRCIOC) <sup>(1)</sup>				
25		P0_7				AN0	DA1	
26		P0_6				AN1	DA0	
27		P0_5			-	AN2		AVREF0
28		P0_4		TREO		AN3		ACMP0
29		P0_3				AN4		AVREF1
30		P0_2				AN5		ACMP1
31		P0_1				AN6		
32		P0_0				AN7		

NOTE:

1. Can be assigned to the pin in parentheses by a program.

#### 1.5 **Pin Functions**

Table 1.8 list Pin Functions.

Table 1.8 **Pin Functions** 

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. <sup>(1)</sup> To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB,	I/O	Sharing output-compare output / input-capture input / PWM /
	TRCIOC, TRCIOD		PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0	I/O	Clock I/O pin
	RXD0	I	Receive data input pin
	TXD0	0	Transmit data output pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
D/A converter	DA0 to DA1	0	Output pins from D/A converter
Comparator	AVREF0 to AVREF1	I	Reference voltage input pins to comparator
	ACMP0 to ACMP1	I	Analog voltage input pins to comparator
	ACOUT0 to ACOUT1	0	Comparison result output pins of comparator
I/O port	P0_0 to P0_7,	I/O	CMOS I/O ports. Each port has an I/O select direction
	P1_0 to P1_7,		register, allowing each pin in the port to be directed for input
	P3_1, P3_3 to P3_7,		or output individually.
	P4_5,		Any port set to input can be set to use a pull-up resistor or not
	P5_3, P5_4		by a program. P1_0 to P1_7 also function as LED drive ports.
Input port	D4 2 D4 6 D4 7	ı	-
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (3)<sup>(1)</sup> Table 4.3

	Register	Symbol	After reset
Address 0080h	register	Cyllibol	7 ttel reset
0081h			
0082h			
	<u></u>		
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009En			
	HADTO Top and the Market Desires	U0MR	001-
00A0h	UARTO Transmit/Receive Mode Register		00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0		000010006
	OARTO Hansilik Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C0 U0C1	00001000b
	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Transmit/Receive Control Register 1 UARTO Receive Buffer Register		00000010b XXh
00A6h 00A7h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h 00A7h 00A8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ADh 00AFh 00AFh	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B6h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00ACh 00ACh 00ACh 00AFh 00B1h 00B1h 00B2h 00B3h 00B4h 00B5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00BCh 00B0h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh
00A6h 00A7h 00A8h 00A9h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B0h 00B1h 00B2h 00B3h 00B3h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b XXh

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (4)<sup>(1)</sup> Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C711			
00C9h			
00C9h			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h		1	
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h	· · · · · · · · · · · · · · · · · · ·	7.200.12	
00D6h	A/D Control Register 0	ADCON0	00h
00D0H	A/D Control Register 1	ADCON0 ADCON1	00h
00D711	D/A Register 0	DA0	00h
00D6H	D/A Register 0	DAU	0011
	D/A D : :	D.4.4	001
00DAh	D/A Register 1	DA1	00h
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	00h
00E1h	Port P1 Register	P1	00h
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	<b>3</b>		
00E5h	Port P3 Register	P3	00h
00E6h	1 of the stageoter	1.0	
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	00h
		P5	00h
00E9h	Port P5 Register		
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h		1	
00F3h			
00F4h			
00F5h			
00F6h	Pin Select Register 2	PINSR2	00h
00F7h	Pin Select Register 3	PINSR3	00h
00F7H	Port Mode Register	PMR	00h
00505			
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	00h
00FEh	Port P1 Drive Capacity Control Register	P1DRR	00h
00FFh	1 of 1 1 bill o capacity control regions		

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (5)<sup>(1)</sup> Table 4.5

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	00h
010111 0102h	Timer RA Mode Register	TRAMR	00h
0102H	Timer RA Prescaler Register	TRAPRE	FFh
0103h	Timer RA Register	TRA	FFh
0105h	Tilliei TA Tegistei	TIVA	1111
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0107H	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010An	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010En	Time RD Filliary Register	TRUFK	1111
0110h			
0110h			
0111h			
011211 0113h			<del> </del>
0114h			<del> </del>
0114H			<del> </del>
0116h			
0117h			
0117h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah	Time NE Compare Data Negister	TINLIVIIIN	0011
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Clock Source Select Register	TRECSR	00001000b
011Fh	Time NE Clock Source Select Register	TREGGR	000010000
0120h	Timer RC Mode Register	TRCMR	01001000b
0120H	Timer RC Control Register 1	TRCCR1	00h
0121h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h	Timor ito oddinor	1110	00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h	Timor No Constant togister A	11100101	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	Timos No Conorda Nogloto. 2		FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	, ,		
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
X: Undefined			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Table 5.7 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	400	Unit
_	Program/erase endurance <sup>(2)</sup>		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-		μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		_	-		μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.7	_	5.5	V
=	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
_	Data hold time <sup>(9)</sup>	Ambient temperature = 55 °C	20	_	-	year

#### NOTES:

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. –40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics

Symbol	Parameter	Condition	Standard		Standard		Unit
Symbol	Falanete	Min.         Typ.         Max.           -         -         0.1           0         -         2.6	Offic				
Vpor1	Power-on reset valid voltage <sup>(3)</sup>		-	-	0.1	V	
Vpor2	Power-on reset valid voltage		0	-	2.6	V	
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec	

#### NOTES:

- 1. The measurement condition is  $T_{\text{opr}} = -20$  to  $85^{\circ}\text{C}$  (N version) / -40 to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if  $Vcc \ge 1.0 \text{ V}$ .
- 3. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}\text{C} \le T_{opr} \le 85^{\circ}\text{C}$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}\text{C} \le T_{opr} < -20^{\circ}\text{C}$ .




Figure 5.3 Reset Circuit Electrical Characteristics

### **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter	Standard		Unit	
Symbol	·	Min.	Max.	Offic	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	




Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol Parameter	Parameter	Standard		Unit	
	Min.	Max.	Offic		
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
twh(traio)	TRAIO input "H" width	40	=	ns	
twl(traio)	TRAIO input "L" width	40	Ī	ns	




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.20 Electrical Characteristics (3) [Vcc = 3 V]

Currente est	Done		Condition Standard				Unit	
Symbol	Para	ımeter	Cond	dition	Min. Typ. Max.		Max.	Unit
Voн	Output "H" voltage	Except P1_0 to P1_7, XOUT	IOH = −1 mA		Vcc - 0.5	=	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = −2 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = −0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA	•	-	=	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IOL = 2 mA	-	=	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	=	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, CLKO			0.1	0.3	-	V
		RESET			0.1	0.4	_	V
Iн	Input "H" current	•	VI = 3 V, Vcc = 3 V		-	-	4.0	μА
lı∟	Input "L" current		VI = 0 V, $Vcc = 3$	V	=	=	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	_	МΩ
VRAM	RAM hold voltage		During stop mode	e	1.8	-	-	V

# NOTE:

<sup>1.</sup> Vcc = 2.7 to 3.3 V at Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit	
		Condition		Min.	Тур.	Max.	Uiil
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	6	-	mA
	other pins are Vss	Low-speed on-chip oscillator on = 125 kHz	High-speed on-chip oscillator off	_	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
	XIN clock off	High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz	_	2	_	mA	
		on-chip oscillator	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	-	130	300	μА
		Wait mode	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0	1	25	70	μА
		-	23	55	μА		
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0	-	1.1	_	μА

### **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter Standard		dard	Unit	
Symbol		Min.	Max.		
tc(XIN)	XIN input cycle time 100 -			ns	
twh(xin)	XIN input "H" width 40 –			ns	
twl(XIN)	XIN input "L" width 40 –			ns	




Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter		Standard	
Symbol	Falanielei	Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time 300 -			ns
tWH(TRAIO)	TRAIO input "H" width 120 -			ns
tWL(TRAIO)	TRAIO input "L" width 120 –			ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface
-----------------------------

Symbol	Parameter	Stan	Unit		
Symbol		Min.	Max.	Offic	
tc(CK)	CLK0 input cycle time	CLK0 input cycle time 300 -			
tW(CKH)	CLK0 input "H" width         150         -				
tW(CKL)	CLK0 Input "L" width 150 -				
td(C-Q)	TXD0 output delay time – 80			ns	
th(C-Q)	TXD0 hold time 0 -			ns	
tsu(D-C)	RXD0 input setup time 70 -			ns	
th(C-D)	RXD0 input hold time 90 -			ns	




Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.25 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard	
Symbol	Falanielei	Min.	Max.	Unit
tW(INH)	<u>INTi</u> input "H" width 380 <sup>(1)</sup> −			
tW(INL)	INTi input "L" width	380(2)	-	ns

### NOTES:

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY R8C/2E Group, R8C/2F Group Datasheet	
---	--

Rev.	Date		Description
Nev. Date		Page	Summary
0.10	Aug 01, 2007	_	First Edition issued
1.00	Dec 14, 2007	All pages	"Under development" deleted
		2, 4	Table 1.1, Table 1.3: "Interrupts" revised
		6, 7	Table 1.5, Table 1.6: "(D)" deleted
		15, 16	Figure 3.1, Figure 3.2: "Expanded area" deleted
		17	Table 4.1: "002Ch" added
		24	Table 5.2: IOH(sum), NOTE2 revised
		30	Table 5.11: Symbol "fOCO40M"; Parameter added

All trademarks and registered trademarks are the property of their respective owners.