



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, Cap Sense, LCD, LVD, POR, PWM, SmartSense, WDT
Number of I/O	38
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245azi-m433



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins
 - □ AN57821: Mixed Signal Circuit Board Layout
 - □ AN81623: Digital Design Best Practices
 - □ AN73854: Introduction To Bootloaders
 - □ AN89610: ARM Cortex Code Optimization

- Technical Reference Manual (TRM) is in two documents:
 - □ Architecture TRM details each PSoC 4 functional block.
 - □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - □ CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
 - □ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
 - CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.


The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator








Contents

PSoC 4200M Block Diagram	4
Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
Analog Blocks	6
Programmable Digital	7
Fixed Function Digital	8
GPIO	9
Special Function Peripherals	9
Pinouts	10
Power	14
Unregulated External Supply	14
Regulated External Supply	14
Development Support	
Documentation	15
Online	15
Tools	15
Electrical Specifications	16
Absolute Maximum Ratings	16
Device Level Specifications	16

Analog Peripherals2	20
Digital Peripherals 2	
Memory 2	
System Resources	
Ordering Information 3	
Part Numbering Conventions	
Packaging 3	
Acronyms 3	
Document Conventions 4	
Units of Measure4	
Revision History 4	11
Sales, Solutions, and Legal Information 4	
Worldwide Sales and Design Support 4	
Products 4	
PSoC® Solutions	
Cypress Developer Community 4	
Technical Support	



PSoC 4200M Block Diagram



The PSoC 4200-M devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4200-M devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4200-M family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and because it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200-M with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200-M allows the customer to make.



Functional Definition

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in the PSoC 4200-M is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and execute a subset of the Thumb-2 instruction set. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC), which can wake the processor up from the Deep Sleep mode allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200-M has four break-point (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4200-M has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

SRAM

SRAM memory is retained during Hibernate.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

System Resources

Power System


The power system is described in detail in the section Power on page 14. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low voltage detect (LVD)). The PSoC 4200M operates with a single external supply over the range of 1.71 to 5.5 V and has five different power modes, transitions between which are managed by the power system. The PSoC 4200M provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes.

Clock System

The PSoC 4200-M clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no meta-stable conditions occur.

The clock system for the PSoC 4200-M consists of a Watch Crystal Oscillator (WCO) running at 32 kHz, the IMO (3 to 48 MHz) and the ILO (32-kHz nominal) internal oscillators, and provision for an external clock.

Figure 2. PSoC 4200M MCU Clocking Architecture



The clk_hf signal can be divided down to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 16 clock dividers for the PSoC 4200-M, each with 16-bit divide capability; this allows 12 to be used for the fixed-function blocks and four for the UDBs. The analog clock leads the digital clocks to allow analog events to occur before digital clock-related noise is generated. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator.

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4200M. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile memory. Trimming can also be done on the fly to allow in-field calibration. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. IMO tolerance with Cypress-provided calibration settings is ±2%.

ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Crystal Oscillator

The PSoC 4200M clock subsystem also includes a low-frequency crystal oscillator (32-kHz WCO) that is available during the Deep Sleep mode and can be used for Real-Time Clock (RTC) and Watchdog Timer applications.



Watchdog Timer

A watchdog timer is implemented in the clock block running from the low-frequency clock; this allows watchdog operation during Deep Sleep and generates a watchdog reset or an interrupt if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Reset

The PSoC 4200M can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

Voltage Reference

The PSoC 4200M reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to add an external bypass capacitor to the internal reference using a GPIO pin or to use an external reference for the SAR.

Analog Blocks

12-bit SAR ADC

The 12-bit 1 MSample/second SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to $\pm 1\%$) and by providing the choice of three internal voltage references: V_{DD} , $V_{DD}/2$, and

V_{REF} (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. The system performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer (expandable to 16 inputs). The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps, whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. In addition, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

AHB System Bus and Programmable Logic Interconnect SARSEQ Sequencing and Control Data and Status Flags POS 8 SARADC minus Port 2 (8 inputs) SARMUX NFG External Reference Selection and **Bypass** (optional) VDDD Inputs from other Ports

Figure 3. SAR ADC System Diagram




Analog Multiplex Bus

The PSoC 4200M has two concentric analog buses (Analog Mux Bus A and Analog Mux Bus B) that circumnavigate the periphery of the chip. These buses can transport analog signals from any pin to various analog blocks (including the opamps) and to the CapSense blocks allowing, for instance, the ADC to monitor any pin on the chip. These buses are independent and can also be split into three independent sections. This allows one section to be used for CapSense purposes, one for general analog signal processing, and the third for general-purpose digital peripherals and GPIO.

Four Opamps

The PSoC 4200M has four opamps with comparator modes, which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can operate in the Deep Sleep mode at very low power levels. The following diagram shows one of two identical opamp pairs of the opamp subsystem.

Figure 4. Identical Opamp Pairs in Opamp Subsystem



The ovals in Figure 4 represent analog switches, which may be controlled via user firmware, the SAR sequencer, or user-defined programmable logic. The opamps (OA0 and OA1) are configurable via these switches to perform all standard opamp functions with appropriate feedback components.

The opamps (OA0 and OA1) are programmable and reconfigurable to provide standard opamp functionality via switchable feedback components, unity gain functionality for driving pins directly, or for internal use (such as buffering SAR ADC inputs as indicated in the diagram), or as true comparators.

The opamp inputs provide highly flexible connectivity and can connect directly to dedicated pins or, via the analog mux buses,

to any pin on the chip. Analog switch connectivity is controllable by user firmware as well as user-defined programmable digital state machines (implemented via UDBs).

The opamps operate in Deep Sleep mode at very low currents allowing analog circuits to remain operational during Deep Sleep.

Temperature Sensor

The PSoC 4200M has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress-supplied software that includes calibration and linearization.

Low-power Comparators


The PSoC 4200M has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid meta-stability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4200M has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

Figure 5. UDB Array





UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such

as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs. The port interface is shown in Figure 6.

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs can connect to any pin on Ports 0, 1, 2, and 3 (each port interconnect requires one UDB) through the DSI.




Figure 6. Port Interface

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4200M has eight TCPWM blocks.

Serial Communication Blocks (SCB)

The PSoC 4200M has four SCBs, which can each implement an I^2 C, UART, or SPI interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI²C that creates a mailbox address range in the memory of the PSoC 4200M and effectively reduces I²C communication to reading from and writing to an array in memory. In

addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I²C peripheral is compatible with the I²C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and also supports an EzSPI mode in which data interchange is reduced to reading and writing an array in memory.

CAN Blocks

There are two independent CAN 2.0B blocks, which are certified CAN conformant.

Document Number: 001-93963 Rev. *G

PSoC® 4: PSoC 4200M Family Datasheet

GPIO

The PSoC 4200M has 55 GPIOs in the 68-pin QFN package. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes)
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin on Ports 0, 1, 2, and 3 may be routed to any UDB through the DSI network. Only pins on Ports 0, 1, 2, and 3 may be routed through DSI signals.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (8 for PSoC 4200M).

The Pins of Port 6 (up to 6 depending on the package) are overvoltage tolerant (V $_{IN}$ can exceed V $_{DD}$). The overvoltage cells will not sink more than 10 μ A when their inputs exceed V $_{DDIO}$ in compliance with I 2 C specifications.

Special Function Peripherals

LCD Segment Drive

The PSoC 4200M has an LCD controller, which can drive up to four commons and up to 51 segments. Any pin can be either a common or a segment pin. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages.

The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

CapSense

CapSense is supported on all pins in the PSoC 4200M through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense functionality can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block, which provides automatic hardware tuning (Cypress SmartSense™), to make it easy for the user.

Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

Each CSD block has two IDACs which can be used for general purposes if CapSense is not being used.(both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available). The PSoC 4200M has two CSD blocks which can be used independently; one for CapSense and one providing two IDACs.

The two CapSense blocks are referred to as CSD0 and CSD1. Capacitance sensing inputs on Ports 0, 1, 2, 3, 4, 6, and 7 are sensed by CSD0. Capacitance sensing inputs on Port 5 are sensed by CSD1.



	68-QFN		64-TQFP		48-TQFP		44-TQFP
Pin	Name	Pin	Name	Pin	Name	Pin	Name
8	P2.6	8	P2.6	8	P2.6	8	P2.6
9	P2.7	9	P2.7	9	P2.7	9	P2.7
10	VSSA	10	VSSA	10	VSSD	10	VSSD
11	VDDA	11	VDDA				
12	P6.0	12	P6.0				
13	P6.1	13	P6.1				
14	P6.2	14	P6.2				
15	P6.3						
16	P6.4	15	P6.4				
17	P6.5	16	P6.5				
18	VSSIO	17	VSSIO	10	VSSD	10	VSSD
19	P3.0	18	P3.0	12	P3.0	11	P3.0
20	P3.1	19	P3.1	13	P3.1	12	P3.1
21	P3.2	20	P3.2	14	P3.2	13	P3.2
22	P3.3	21	P3.3	16	P3.3	14	P3.3
23	P3.4	22	P3.4	17	P3.4	15	P3.4
24	P3.5	23	P3.5	18	P3.5	16	P3.5
25	P3.6	24	P3.6	19	P3.6	17	P3.6
26	P3.7	25	P3.7	20	P3.7	18	P3.7
27	VDDIO	26	VDDIO	21	VDDIO	19	VDDD
28	P4.0	27	P4.0	22	P4.0	20	P4.0
29	P4.1	28	P4.1	23	P4.1	21	P4.1
30	P4.2	29	P4.2	24	P4.2	22	P4.2
31	P4.3	30	P4.3	25	P4.3	23	P4.3
32	P4.4	31	P4.4				
33	P4.5	32	P4.5				
34	P4.6	33	P4.6				
35	P4.7						
39	P7.0	37	P7.0	26	P7.0		
40	P7.1	38	P7.1	27	P7.1		
41	P7.2						

The pins of Port 6 are overvoltage-tolerant. Pins 36, 37, and 38 are No-Connects on the 68-pin QFN. Pins 34, 35, and 36 are No-Connects on the 64-pin TQFP. Pins 11 and 15 are No-connects in the 48-pin TQFP. All VSS pins must be tied together.

The output drivers of I/O Ports P0 and P7 are connected to VDDD. Output drivers of I/O Ports 1, 2, and 5 are connected to VDDA. Output drivers of I/O Ports 3, 4, and 6 are connected to VDDIO.



Each of the pins shown in the previous table can have multiple programmable functions as shown in the following table. Column headings refer to Analog and Alternate pin functions.:

Port/Pin	Analog	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P0.0	lpcomp.in_p[0]			can[1].can_rx:0		scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]			can[1].can_tx:0		scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]					scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]					
P0.4	wco_in		scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco_out		scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6		ext_clk:0	scb[1].uart_cts:0			scb[1].spi_clk:1
P0.7			scb[1].uart_rts:0	can[1].can_tx_enb_n:0	wakeup	scb[1].spi_select0:1
P5.0	ctb1.oa0.inp	tcpwm.line[4]:2	scb[2].uart_rx:0		scb[2].i2c_scl:0	scb[2].spi_mosi:0
P5.1	ctb1.oa0.inm	tcpwm.line_compl[4]:2	scb[2].uart_tx:0		scb[2].i2c_sda:0	scb[2].spi_miso:0
P5.2	ctb1.oa0.out	tcpwm.line[5]:2	scb[2].uart_cts:0		lpcomp.comp[0]:1	scb[2].spi_clk:0
P5.3	ctb1.oa1.out	tcpwm.line_compl[5]:2	scb[2].uart_rts:0		lpcomp.comp[1]:1	scb[2].spi_select0:0
P5.4	ctb1.oa1.inm	tcpwm.line[6]:2				scb[2].spi_select1:0
P5.5	ctb1.oa1.inp	tcpwm.line_compl[6]:2				scb[2].spi_select2:0
P5.6	ctb1.oa0.inp_alt	tcpwm.line[7]:0				scb[2].spi_select3:0
P5.7	ctb1.oa1.inp_alt	tcpwm.line_compl[7]:0				
P1.0	ctb0.oa0.inp	tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0.oa0.inm	tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0.oa0.out	tcpwm.line[3]:1	scb[0].uart_cts:1			scb[0].spi_clk:1
P1.3	ctb0.oa1.out	tcpwm.line_compl[3]:1	scb[0].uart_rts:1			scb[0].spi_select0:1
P1.4	ctb0.oa1.inm	tcpwm.line[6]:1				scb[0].spi_select1:1
P1.5	ctb0.oa1.inp	tcpwm.line_compl[6]:1				scb[0].spi_select2:1
P1.6	ctb0.oa0.inp_alt	tcpwm.line[7]:1				scb[0].spi_select3:1
P1.7	ctb0.oa1.inp_alt	tcpwm.line_compl[7]:1				
P2.0	sarmux.0	tcpwm.line[4]:1			scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux.1	tcpwm.line_compl[4]:1			scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux.2	tcpwm.line[5]:1				scb[1].spi_clk:2
P2.3	sarmux.3	tcpwm.line_compl[5]:1				scb[1].spi_select0:2
P2.4	sarmux.4	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux.5	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux.6	tcpwm.line[1]:1				scb[1].spi_select3:1

Document Number: 001-93963 Rev. *G

PSoC® 4: PSoC 4200M Family Datasheet

Development Support

The PSoC 4200M family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4200M family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200M family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Table 2. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions			
Deep Sleep	Deep Sleep Mode, -40 °C to + 60 °C									
SID30	I _{DD25}	I ² C wakeup and WDT on. Regulator Off.	-	1.55	20	μA	V _{DD} = 1.71 to 1.89			
SID31	I _{DD26}	I ² C wakeup and WDT on.	-	1.35	15	μΑ	V_{DD} = 1.8 to 3.6			
SID32	I _{DD27}	I ² C wakeup and WDT on.	_	1.5	15	μΑ	V _{DD} = 3.6 to 5.5			
Deep Sleep	Mode, +85 °C			I.	•	·	1			
SID33	I _{DD28}	I ² C wakeup and WDT on. Regulator Off.	-	_	60	μA	V _{DD} = 1.71 to 1.89			
SID34	I _{DD29}	I ² C wakeup and WDT on.	_	_	45	μΑ	$V_{DD} = 1.8 \text{ to } 3.6$			
SID35	I _{DD30}	I ² C wakeup and WDT on.	-	-	30	μΑ	V _{DD} = 3.6 to 5.5			
Deep Sleep	Mode, +105 °C			I.	•	·	1			
SID33Q	I _{DD28Q}	I ² C wakeup and WDT on. Regulator Off.	-	_	135	μA	V _{DD} = 1.71 to 1.89			
SID34Q	I _{DD29Q}	I ² C wakeup and WDT on.	-	-	180	μA	V_{DD} = 1.8 to 3.6			
SID35Q	I _{DD30Q}	I ² C wakeup and WDT on.	-	-	140	μΑ	V _{DD} = 3.6 to 5.5			
Hibernate	Mode, –40 °C to +	- 60 °C		I.		I.	1			
SID39	I _{DD34}	Regulator Off.	-	150	3000	nA	V _{DD} = 1.71 to 1.89			
SID40	I _{DD35}		_	150	1000	nA	$V_{DD} = 1.8 \text{ to } 3.6$			
SID41	I _{DD36}		_	150	1100	nA	V _{DD} = 3.6 to 5.5			
Hibernate	Mode, +85 °C				•					
SID42	I _{DD37}	Regulator Off.	_	_	4500	nA	V _{DD} = 1.71 to 1.89			
SID43	I _{DD38}		-	-	3500	nA	V_{DD} = 1.8 to 3.6			
SID44	I _{DD39}		-	-	3500	nA	V_{DD} = 3.6 to 5.5			
Hibernate	Mode, +105 °C				•					
SID42Q	I _{DD37Q}	Regulator Off.	-	_	19.4	μA	V _{DD} = 1.71 to 1.89			
SID43Q	I _{DD38Q}		_	_	17	μΑ	V _{DD} = 1.8 to 3.6			
SID44Q	I _{DD39Q}		_	_	16	μΑ	V _{DD} = 3.6 to 5.5			
Stop Mode										
SID304	I _{DD43A}	Stop Mode current; V _{DD} = 3.6 V	_	35	85	nA	T = -40 °C to +60 °C			
SID304A	I _{DD43B}	Stop Mode current; V _{DD} = 3.6 V	_	_	1450	nA	T = +85 °C			
Stop Mode	, +105 °C				-					
SID304Q	I _{DD43AQ}	Stop Mode current; V _{DD} = 3.6 V	-	_	5645	nA				
XRES curr	ent				-					
SID307	I _{DD_XR}	Supply current while XRES asserted	-	2	5	mA				
							•			

Document Number: 001-93963 Rev. *G Page 17 of 42



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID292	PSRR	At 1 kHz, 100-mV ripple	70	85	_	dB	V _{DDD} = 3.6 V
	Noise		_	_	_	_	
SID293	V _{N1}	Input referred, 1 Hz - 1 GHz, power = high	-	94	_	μVrms	
SID294	V_{N2}	Input referred, 1 kHz, power = high	_	72	_	nV/rtHz	
SID295	V_{N3}	Input referred, 10kHz, power = high	_	28	_	nV/rtHz	
SID296	V_{N4}	Input referred, 100kHz, power = high	_	15	_	nV/rtHz	
SID297	Cload	Stable up to maximum load. Performance specs at 50 pF.	_	-	125	pF	
SID298	Slew_rate	Cload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V	6	-	_	V/µs	
SID299	T_op_wake	From disable to enable, no external RC dominating	_	25	_	μs	
SID299A	OL_GAIN	Open Loop Gain	_	90	_	dB	
	Comp_mode	Comparator mode; 50 mV drive, Trise = Tfall (approx.)	-	-	_		
SID300	T _{PD1}	Response time; power = high	_	150	_	ns	
SID301	T _{PD2}	Response time; power = medium	_	400	_	ns	
SID302	T _{PD3}	Response time; power = low	_	2000	_	ns	
SID303	Vhyst_op	Hysteresis	_	10	_	mV	
Deep Sleep	Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					Deep Sleep mode. $V_{DDA} \ge 2.7 \text{ V.}$
SID_DS_1	IDD_HI_M1	Mode 1, High current	_	1400	_	uA	25 °C
SID_DS_2	IDD_MED_M1	Mode 1, Medium current	_	700	_	uA	25 °C
SID_DS_3	IDD_LOW_M1	Mode 1, Low current	_	200	_	uA	25 °C
SID_DS_4	IDD_HI_M2	Mode 2, High current	_	120	_	uA	25 °C
SID_DS_5	IDD_MED_M2	Mode 2, Medium current	_	60	_	uA	25 °C
SID_DS_6	IDD_LOW_M2	Mode 2, Low current	_	15	_	uA	25 °C
SID_DS_7	GBW_HI_M1	Mode 1, High current	_	4	_	MHz	25 °C
SID_DS_8	GBW_MED_M1	Mode 1, Medium current	_	2	_	MHz	25 °C
SID_DS_9	GBW_LOW_M1	Mode 1, Low current	_	0.5	_	MHz	25 °C
SID_DS_10	GBW_HI_M2	Mode 2, High current	-	0.5	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_11	GBW_MED_M2	Mode 2, Medium current	-	0.2	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_12	GBW_LOW_M2	Mode 2, Low current	_	0.1	_	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_13	VOS_HI_M1	Mode 1, High current	-	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_14	VOS_MED_M1	Mode 1, Medium current	-	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V

Document Number: 001-93963 Rev. *G



System Resources

Power-on-Reset (POR) with Brown Out

Table 28. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	_	1.45	V	Guaranteed by characterization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	_	1.4	V	Guaranteed by characterization
SID187	V _{IPORHYST}	Hysteresis	15	ı	200	mV	Guaranteed by characterization

Table 29. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.64	-	-		Guaranteed by characterization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.4	_	_		Guaranteed by characterization

Voltage Monitors

Table 30. Voltage Monitors DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V_{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V_{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V_{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V_{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V _{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V _{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V_{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	_	_	100	μA	Guaranteed by characterization

Table 31. Voltage Monitors AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID212	T _{MONTRIP}	Voltage monitor trip time	-	-	1	μs	Guaranteed by characterization

Document Number: 001-93963 Rev. *G Page 28 of 42



SWD Interface

Table 32. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_	ns	Guaranteed by characterization
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5*T	ns	Guaranteed by characterization
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	Guaranteed by characterization

Internal Main Oscillator

Table 33. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	_	_	1000	μΑ	
SID219	I _{IMO2}	IMO operating current at 24 MHz	_	_	325	μΑ	
SID220	I _{IMO3}	IMO operating current at 12 MHz	_	_	225	μΑ	
SID221	I _{IMO4}	IMO operating current at 6 MHz	-	_	180	μΑ	
SID222	I _{IMO5}	IMO operating current at 3 MHz	_	_	150	μΑ	

Table 34. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation from 3 to 48 MHz	-	-	±2	%	±3% if T _A > 85 °C and IMO frequency < 24 MHz
SID226	T _{STARTIMO}	IMO startup time	_	1	12	μs	
SID227	T _{JITRMSIMO1}	RMS Jitter at 3 MHz	_	156	_	ps	
SID228	T _{JITRMSIMO2}	RMS Jitter at 24 MHz	_	145	-	ps	
SID229	T _{JITRMSIMO3}	RMS Jitter at 48 MHz	_	139	_	ps	

Internal Low-Speed Oscillator

Table 35. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I _{ILO1}	ILO operating current at 32 kHz	_	0.3	1.05	•	Guaranteed by Characterization
SID233	I _{ILOLEAK}	ILO leakage current	_	2	15	nA	Guaranteed by Design

Document Number: 001-93963 Rev. *G Page 29 of 42



Table 39. UDB AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID251	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	_	-	48	MHz	
PLD Perfor	mance in UDB						
SID252	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	_	_	48	MHz	
Clock to O	Clock to Output Performance						
SID253	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out at 25 °C, Typ.	_	15	-	ns	
SID254	T _{CLK_OUT_UDB2}	Prop. delay for clock in to data out, Worst case.	_	25	_	ns	

Table 40. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID256*	T _{WS48} *	Number of wait states at 48 MHz	2	_	_		CPU execution from Flash
SID257	T _{WS24} *	Number of wait states at 24 MHz	1	_	_		CPU execution from Flash
SID260	V _{REFSAR}	Trimmed internal reference to SAR	-1	_	+1	%	Percentage of Vbg (1.024 V). Guaranteed by characterization
SID261	F _{SARINTREF}	SAR operating speed without external reference bypass	_	-	100	ksps	12-bit resolution. Guaranteed by characterization
SID262	T _{CLKSWITCH}	Clock switching from clk1 to clk2 in clk1 periods	3	_	4	Periods	. Guaranteed by design
* Tws48 and	Tws24 are guaranteed	d by Design	-			•	

Table 41. UDB Port Adaptor Specifications

(Based on LPC Component Specs, Guaranteed by Characterization -10-pF load, 3-V V_{DDIO} and V_{DDD})

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID263	T _{LCLKDO}	LCLK to output delay	-	-	18	ns	
SID264	T _{DINLCLK}	Input setup time to LCLCK rising edge	-	1	7	ns	
SID265	T _{DINLCLKHLD}	Input hold time from LCLK rising edge	0	-	-	ns	
SID266	T _{LCLKHIZ}	LCLK to output tristated	-	-	28	ns	
SID267	T _{FLCLK}	LCLK frequency	_	-	33	MHz	
SID268	T _{LCLKDUTY}	LCLK duty cycle (percentage high)	40	_	60	%	

Table 42. CAN Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID420	IDD_CAN	Block current consumption	_	1	200	uA	
SID421	CAN_bits	CAN Bit rate (Min 8-MHZ clock)	_	-	1	Mbps	

Document Number: 001-93963 Rev. *G Page 31 of 42




TOP VIEW SIDE VIEW BOTTOM VIEW 8.00±0.10 52 68 0.40±0.05 0.20±0.05 17 35 μφοοοροσιστίσ 18 0.05 MAX 1.00 MAX 0.08

Figure 7. 68-Pin QFN 8 × 8 × 1.0 mm Package Outline

NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 17 \pm 2mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 *E



51-85051 *D



Table 46. Acronyms Used in this Document (continued)

Acronym	Description
PGA	programmable gain amplifier
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRES	precise power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA

Table 46. Acronyms Used in this Document (continued)

Acronym	Description
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

Document Number: 001-93963 Rev. *G Page 39 of 42



Document Conventions

Units of Measure

Table 47. Units of Measure

°C degrees Celsius dB decibel fF femto farad Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps second sgrtHz square root of hertz V volt	Symbol	Unit of Measure
dB decibel fF femto farad Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sqrtHz square root of hertz		
fF femto farad Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microsecond μV microsecond μV microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz <td></td> <td>-</td>		-
Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz mega-ohm Msps megasamples per second μA microampere μF microfarad μH microsecond μV microvolt μW microwatt mA milliampere ms milliott nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	-	
KB 1024 bytes kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		
kbps kilobits per second Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microsecond μV microsecond μV microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		
Khr kilohour kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microsecond μV microsecond μV microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		
kHz kilohertz kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz mega-ohm Msps megasamples per second μA microampere μF microfarad μH microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		·
kΩ kilo ohm ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		
ksps kilosamples per second LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		
LSB least significant bit Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps second sps samples per second sqrtHz square root of hertz		
Mbps megabits per second MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz		
MHz megahertz MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sqrtHz square root of hertz	LSB	
MΩ mega-ohm Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps samples per second sqrtHz square root of hertz	Mbps	-
Msps megasamples per second μA microampere μF microfarad μH microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps scond sps samples per second sqrtHz square root of hertz	MHz	megahertz
μΑ microampere μF microfarad μΗ microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sqrtHz square root of hertz	ΜΩ	mega-ohm
μF microfarad μH microhenry μS microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	Msps	megasamples per second
μΗ microhenry μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps samples per second sqrtHz square root of hertz	μΑ	microampere
μs microsecond μV microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μF	microfarad
microvolt μW microwatt mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μΗ	microhenry
mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μs	microsecond
mA milliampere ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μV	microvolt
ms millisecond mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	μW	microwatt
mV millivolt nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	mA	milliampere
nA nanoampere ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	ms	millisecond
ns nanosecond nV nanovolt Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	mV	millivolt
$\begin{array}{ccc} \text{nV} & \text{nanovolt} \\ \Omega & \text{ohm} \\ \text{pF} & \text{picofarad} \\ \text{ppm} & \text{parts per million} \\ \text{ps} & \text{picosecond} \\ \text{s} & \text{second} \\ \text{sps} & \text{samples per second} \\ \text{sqrtHz} & \text{square root of hertz} \end{array}$	nA	nanoampere
Ω ohm pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	ns	nanosecond
pF picofarad ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	nV	nanovolt
ppm parts per million ps picosecond s second sps samples per second sqrtHz square root of hertz	Ω	ohm
ps picosecond s second sps samples per second sqrtHz square root of hertz	pF	picofarad
s second sps samples per second sqrtHz square root of hertz	ppm	parts per million
sps samples per second sqrtHz square root of hertz	ps	picosecond
sqrtHz square root of hertz	s	second
sqrtHz square root of hertz	sps	samples per second
		square root of hertz
		volt

Document Number: 001-93963 Rev. *G Page 40 of 42

PSoC® 4: PSoC 4200M Family Datasheet

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypess.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

PSoC® Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2014-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-93963 Rev. *G Revised August 19, 2016 Page 42 of 42