

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, Cap Sense, LCD, LVD, POR, PWM, SmartSense, WDT
Number of I/O	55
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245lti-dm405

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Contents

PSoC 4200M Block Diagram	4
Functional Definition	5
CPU and Memory Subsystem	5
System Resources	5
Analog Blocks	6
Programmable Digital	7
Fixed Function Digital	8
GPIO	9
Special Function Peripherals	9
Pinouts 10	0
Power	4
Unregulated External Supply 14	4
Regulated External Supply 14	4
Development Support 15	5
Documentation 1	5
Online	5
Tools	5
Electrical Specifications 10	6
Absolute Maximum Ratings 16	6
Device Level Specifications	6

25 27 28 <b>32</b>
27 28 <b>32</b>
28 32
32
~
33
34
38
40
40
41
42
42
42
42
42
42



## **Functional Definition**

## **CPU and Memory Subsystem**

#### CPU

The Cortex-M0 CPU in the PSoC 4200-M is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and execute a subset of the Thumb-2 instruction set. The Cypress implementation includes a hardware multiplier that provides a 32-bit result in one cycle. It includes a nested vectored interrupt controller (NVIC) block with 32 interrupt inputs and also includes a Wakeup Interrupt Controller (WIC), which can wake the processor up from the Deep Sleep mode allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode. The Cortex-M0 CPU provides a Non-Maskable Interrupt (NMI) input, which is made available to the user when it is not in use for system functions requested by the user.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a 2-wire form of JTAG; the debug configuration used for PSoC 4200-M has four break-point (address) comparators and two watchpoint (data) comparators.

#### Flash

The PSoC 4200-M has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash module can be used to emulate EEPROM operation if required.

## SRAM

SRAM memory is retained during Hibernate.

## SROM

A supervisory ROM that contains boot and configuration routines is provided.

#### DMA

A DMA engine, with eight channels, is provided that can do 32-bit transfers and has chainable ping-pong descriptors.

## System Resources

#### Power System

The power system is described in detail in the section Power on page 14. It provides assurance that voltage levels are as required for each respective mode and either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) or interrupts (low voltage detect (LVD)). The PSoC 4200M operates with a single external supply over the range of 1.71 to 5.5 V and has five different power modes, transitions between which are managed by the power system. The PSoC 4200M provides Sleep, Deep Sleep, Hibernate, and Stop low-power modes.

#### Clock System

The PSoC 4200-M clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that no meta-stable conditions occur.

The clock system for the PSoC 4200-M consists of a Watch Crystal Oscillator (WCO) running at 32 kHz, the IMO (3 to 48 MHz) and the ILO (32-kHz nominal) internal oscillators, and provision for an external clock.

#### Figure 2. PSoC 4200M MCU Clocking Architecture



The clk\_hf signal can be divided down to generate synchronous clocks for the UDBs, and the analog and digital peripherals. There are a total of 16 clock dividers for the PSoC 4200-M, each with 16-bit divide capability; this allows 12 to be used for the fixed-function blocks and four for the UDBs. The analog clock leads the digital clocks to allow analog events to occur before digital clock-related noise is generated. The 16-bit capability allows a lot of flexibility in generating fine-grained frequency values and is fully supported in PSoC Creator.

#### IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4200M. It is trimmed during testing to achieve the specified accuracy. Trim values are stored in nonvolatile memory. Trimming can also be done on the fly to allow in-field calibration. The IMO default frequency is 24 MHz and it can be adjusted between 3 to 48 MHz in steps of 1 MHz. IMO tolerance with Cypress-provided calibration settings is ±2%.

#### ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which is primarily used to generate clocks for peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

#### Crystal Oscillator

The PSoC 4200M clock subsystem also includes a low-frequency crystal oscillator (32-kHz WCO) that is available during the Deep Sleep mode and can be used for Real-Time Clock (RTC) and Watchdog Timer applications.



#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the low-frequency clock; this allows watchdog operation during Deep Sleep and generates a watchdog reset or an interrupt if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

#### Reset

The PSoC 4200M can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

#### Voltage Reference

The PSoC 4200M reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to add an external bypass capacitor to the internal reference using a GPIO pin or to use an external reference for the SAR.

## Analog Blocks

#### 12-bit SAR ADC

The 12-bit 1 MSample/second SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to  $\pm$ 1%) and by providing the choice of three internal voltage references: V<sub>DD</sub>, V<sub>DD</sub>/2, and

V<sub>REF</sub> (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. The system performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer (expandable to 16 inputs). The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps, whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. In addition, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

#### Figure 3. SAR ADC System Diagram





UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs. The port interface is shown in Figure 6.

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs can connect to any pin on Ports 0, 1, 2, and 3 (each port interconnect requires one UDB) through the DSI.

#### Figure 6. Port Interface



## **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4200M has eight TCPWM blocks.

#### Serial Communication Blocks (SCB)

The PSoC 4200M has four SCBs, which can each implement an  $I^2$ C, UART, or SPI interface.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI<sup>2</sup>C that creates a mailbox address range in the memory of the PSoC 4200M and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In

addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and also supports an EzSPI mode in which data interchange is reduced to reading and writing an array in memory.

#### CAN Blocks

There are two independent CAN 2.0B blocks, which are certified CAN conformant.



## GPIO

The PSoC 4200M has 55 GPIOs in the 68-pin QFN package. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes)
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin on Ports 0, 1, 2, and 3 may be routed to any UDB through the DSI network. Only pins on Ports 0, 1, 2, and 3 may be routed through DSI signals.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (8 for PSoC 4200M).

The Pins of Port 6 (up to 6 depending on the package) are overvoltage tolerant (V<sub>IN</sub> can exceed V<sub>DD</sub>). The overvoltage cells will not sink more than 10  $\mu$ A when their inputs exceed V<sub>DDIO</sub> in compliance with I<sup>2</sup>C specifications.

#### **Special Function Peripherals**

#### LCD Segment Drive

The PSoC 4200M has an LCD controller, which can drive up to four commons and up to 51 segments. Any pin can be either a common or a segment pin. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages.

The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

#### CapSense

CapSense is supported on all pins in the PSoC 4200M through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense functionality can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block, which provides automatic hardware tuning (Cypress SmartSense<sup>™</sup>), to make it easy for the user.

Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

Each CSD block has two IDACs which can be used for general purposes if CapSense is not being used.(both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available). The PSoC 4200M has two CSD blocks which can be used independently; one for CapSense and one providing two IDACs.

The two CapSense blocks are referred to as CSD0 and CSD1. Capacitance sensing inputs on Ports 0, 1, 2, 3, 4, 6, and 7 are sensed by CSD0. Capacitance sensing inputs on Port 5 are sensed by CSD1.



## Pinouts

The following is the pin list for the PSoC 4200M. This shows the power supply and port pins (for example, P0.0 is Pin 0 of Port 0).

	68-QFN		64-TQFP	48-TQFP		48-TQFP 44-TQ	
Pin	Name	Pin	Name	Pin	Name	Pin	Name
42	P0.0	39	P0.0	28	P0.0	24	P0.0
43	P0.1	40	P0.1	29	P0.1		P0.1
44	P0.2	41	P0.2	30	P0.2	26	P0.2
45	P0.3	42	P0.3	31	P0.3	27	P0.3
46	P0.4	43	P0.4	32	P0.4	28	P0.4
47	P0.5	44	P0.5	33	P0.5	29	P0.5
48	P0.6	45	P0.6	34	P0.6	30	P0.6
49	P0.7	46	P0.7	35	P0.7	31	P0.7
50	XRES	47	XRES	36	XRES	32	XRES
51	VCCD	48	VCCD	37	VCCD	33	VCCD
52	VSSD	49	VSSD	38	VSSD	DN	VSSD
53	VDDD	50	VDDD	39	VDDD	34	VDDD
				40	VDDA	35	VDDA
54	P5.0	51	P5.0				
55	P5.1	52	P5.1				
56	P5.2	53	P5.2				
57	P5.3	54	P5.3				
58	P5.4						
59	P5.5	55	P5.5				
60	VDDA	56	VDDA	40	VDDA	35	VDDA
61	VSSA	57	VSSA	41	VSSA	36	VSSA
62	P1.0	58	P1.0	42	P1.0	37	P1.0
63	P1.1	59	P1.1	43	P1.1	38	P1.1
64	P1.2	60	P1.2	44	P1.2	39	P1.2
65	P1.3	61	P1.3	45	P1.3	40	P1.3
66	P1.4	62	P1.4	46	P1.4	41	P1.4
67	P1.5	63	P1.5	47	P1.5	42	P1.5
68	P1.6	64	P1.6	48	P1.6	43	P1.6
1	P1.7/VREF	1	P1.7/VREF	1	P1.7/VREF	44	P1.7/VREF
						1	VSSD
2	P2.0	2	P2.0	2	P2.0	2	P2.0
3	P2.1	3	P2.1	3	P2.1	3	P2.1
4	P2.2	4	P2.2	4	P2.2	4	P2.2
5	P2.3	5	P2.3	5	P2.3	5	P2.3
6	P2.4	6	P2.4	6	P2.4	6	P2.4
7	P2.5	7	P2.5	7	P2.5	7	P2.5



	68-QFN		64-TQFP	48-TQFP		48-TQFP 4	
Pin	Name	Pin	Name	Pin	Name	Pin	Name
8	P2.6	8	P2.6	8	8 P2.6		P2.6
9	P2.7	9	P2.7	9	P2.7	9	P2.7
10	VSSA	10	VSSA	10	VSSD	10	VSSD
11	VDDA	11	VDDA				
12	P6.0	12	P6.0				
13	P6.1	13	P6.1				
14	P6.2	14	P6.2				
15	P6.3						
16	P6.4	15	P6.4				
17	P6.5	16	P6.5				
18	VSSIO	17	VSSIO	10	VSSD	10	VSSD
19	P3.0	18	P3.0	12	P3.0	11	P3.0
20	P3.1	19	P3.1	13	P3.1	12	P3.1
21	P3.2	20	P3.2	14	P3.2	13	P3.2
22	P3.3	21	P3.3	16	P3.3	14	P3.3
23	P3.4	22	P3.4	17	P3.4	15	P3.4
24	P3.5	23	P3.5	18	P3.5	16	P3.5
25	P3.6	24	P3.6	19	P3.6	17	P3.6
26	P3.7	25	P3.7	20	P3.7	18	P3.7
27	VDDIO	26	VDDIO	21	VDDIO	19	VDDD
28	P4.0	27	P4.0	22	P4.0	20	P4.0
29	P4.1	28	P4.1	23	P4.1	21	P4.1
30	P4.2	29	P4.2	24	P4.2	22	P4.2
31	P4.3	30	P4.3	25	P4.3	23	P4.3
32	P4.4	31	P4.4				
33	P4.5	32	P4.5				
34	P4.6	33	P4.6				
35	P4.7						
39	P7.0	37	P7.0	26	P7.0		
40	P7.1	38	P7.1	27	P7.1		
41	P7.2						

The pins of Port 6 are overvoltage-tolerant. Pins 36, 37, and 38 are No-Connects on the 68-pin QFN. Pins 34, 35, and 36 are No-Connects on the 64-pin TQFP. Pins 11 and 15 are No-connects in the 48-pin TQFP. All VSS pins must be tied together.

The output drivers of I/O Ports P0 and P7 are connected to VDDD. Output drivers of I/O Ports 1, 2, and 5 are connected to VDDA. Output drivers of I/O Ports 3, 4, and 6 are connected to VDDIO.

# PSoC<sup>®</sup> 4: PSoC 4200M Family Datasheet



Port/Pin	Analog	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P2.7	sarmux.7	tcpwm.line_compl[1]:1				scb[3].spi_select0:1
P6.0		tcpwm.line[4]:0	scb[3].uart_rx:0	can[0].can_tx_enb_n:0	scb[3].i2c_scl:0	scb[3].spi_mosi:0
P6.1		tcpwm.line_compl[4]:0	scb[3].uart_tx:0	can[0].can_rx:0	scb[3].i2c_sda:0	scb[3].spi_miso:0
P6.2		tcpwm.line[5]:0	scb[3].uart_cts:0	can[0].can_tx:0		scb[3].spi_clk:0
P6.3		tcpwm.line_compl[5]:0	scb[3].uart_rts:0			scb[3].spi_select0:0
P6.4		tcpwm.line[6]:0				scb[3].spi_select1:0
P6.5		tcpwm.line_compl[6]:0				scb[3].spi_select2:0
P3.0		tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		tcpwm.line[1]:0	scb[1].uart_cts:1		swd_data	scb[1].spi_clk:0
P3.3		tcpwm.line_compl[1]:0	scb[1].uart_rts:1		swd_clk	scb[1].spi_select0:0
P3.4		tcpwm.line[2]:0				scb[1].spi_select1:0
P3.5		tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		tcpwm.line_compl[3]:0				
P4.0			scb[0].uart_rx:0	can[0].can_rx:1	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1			scb[0].uart_tx:0	can[0].can_tx:1	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd[0].c_mod		scb[0].uart_cts:0	can[0].can_tx_enb_n:1	lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd[0].c_sh_tank		scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0
P4.4				can[1].can_tx_enb_n:1		scb[0].spi_select1:2
P4.5				can[1].can_rx:1		scb[0].spi_select2:2
P4.6				can[1].can_tx:1		scb[0].spi_select3:2
P4.7						
P7.0		tcpwm.line[0]:2	scb[3].uart_rx:1		scb[3].i2c_scl:1	scb[3].spi_mosi:1
P7.1		tcpwm.line_compl[0]:2	scb[3].uart_tx:1		scb[3].i2c_sda:1	scb[3].spi_miso:1
P7.2		tcpwm.line[1]:2	scb[3].uart_cts:1			scb[3].spi_clk:1

#### Descriptions of the power pin functions are as follows:

**VDDD**: Power supply for both analog and digital sections (where there is no  $V_{\text{DDA}}$  pin).

**VDDA**: Analog  $V_{DD}$  pin where package pins allow; shorted to  $V_{DDD}$  otherwise. **VDDIO**: I/O pin power domain.

**VSSA:** Analog ground pin where package pins allow; shorted to VSS otherwise **VSS**: Ground pin.

VCCD: Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.



## **Development Support**

The PSoC 4200M family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

#### Documentation

A suite of documentation supports the PSoC 4200M family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200M family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



## **Electrical Specifications**

## **Absolute Maximum Ratings**

## Table 1. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID1	V <sub>DD_ABS</sub>	Analog or digital supply relative to $V_{SS}$ ( $V_{SSD} = V_{SSA}$ )	-0.5	-	6	V	Absolute maximum
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{\mbox{\scriptsize SSD}}$	-0.5	-	1.95	V	Absolute maximum
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage; V <sub>DDD</sub> or V <sub>DDA</sub>	-0.5	-	V <sub>DD</sub> +0.5	V	Absolute maximum
SID4	I <sub>GPIO_ABS</sub>	Current per GPIO	-25	-	25	mA	Absolute maximum
SID5	I <sub>G-PIO_injection</sub>	GPIO injection current per pin	-0.5	-	0.5	mA	Absolute maximum
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

### **Device Level Specifications**

All specifications are valid for -40 °C  $\leq$  TA  $\leq$  105 °C and TJ  $\leq$  125 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 2. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID53	V <sub>DD</sub>	Power Supply Input Voltage (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> )	1.8	-	5.5	V	With regulator enabled
SID255	V <sub>DDD</sub>	Power Supply Input Voltage unregulated	1.71	1.8	1.89	V	Internally unregulated Supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-	V	
SID55	C <sub>EFC</sub>	External Regulator voltage bypass	1	1.3	1.6	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply decoupling capacitor	-	1	-	μF	X5R ceramic or better
Active Mod	de, V <sub>DD</sub> = 1.71 V te	o 5.5 V, −40 °C to +105 °C					•
SID6	I <sub>DD1</sub>	Execute from Flash; CPU at 6 MHz	-	2.2	2.8	mA	
SID7	I <sub>DD2</sub>	Execute from Flash; CPU at 12 MHz	-	3.7	4.2	mA	
SID8	I <sub>DD3</sub>	Execute from Flash; CPU at 24 MHz	-	6.7	7.2	mA	
SID9	I <sub>DD4</sub>	Execute from Flash; CPU at 48 MHz	-	13	13.8	mA	
Sleep Mod	e, –40 °C to +105	°C					
SID21	I <sub>DD16</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on. Regulator Off.	_	1.75	2.1	mA	V <sub>DD</sub> = 1.71 to 1.89, 6 MHz
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on.	-	1.7	2.1	mA	V <sub>DD</sub> = 1.8 to 5.5, 6 MHz
SID23	I <sub>DD18</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on. Regulator Off.	-	2.35	2.8	mA	V <sub>DD</sub> = 1.71 to 1.89, 12 MHz
SID24	I <sub>DD19</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on.	_	2.25	2.8	mA	V <sub>DD</sub> = 1.8 to 5.5, 12 MHz

#### Note

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



## Table 2. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions			
Deep Sleep	Deep Sleep Mode, –40 °C to + 60 °C									
SID30	I <sub>DD25</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator Off.	-	1.55	20	μA	V <sub>DD</sub> = 1.71 to 1.89			
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on.	-	1.35	15	μA	V <sub>DD</sub> = 1.8 to 3.6			
SID32	I <sub>DD27</sub>	I <sup>2</sup> C wakeup and WDT on.	-	1.5	15	μA	V <sub>DD</sub> = 3.6 to 5.5			
Deep Sleep	Mode, +85 °C	· · · · · · · · · · · · · · · · · · ·								
SID33	I <sub>DD28</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator Off.	-	-	60	μA	V <sub>DD</sub> = 1.71 to 1.89			
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on.	_	-	45	μA	V <sub>DD</sub> = 1.8 to 3.6			
SID35	I <sub>DD30</sub>	I <sup>2</sup> C wakeup and WDT on.	-	-	30	μA	V <sub>DD</sub> = 3.6 to 5.5			
Deep Sleep	o Mode, +105 °C	· · · · · · · · · · · · · · · · · · ·								
SID33Q	I <sub>DD28Q</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator Off.	_	-	135	μA	V <sub>DD</sub> = 1.71 to 1.89			
SID34Q	I <sub>DD29Q</sub>	I <sup>2</sup> C wakeup and WDT on.	-	-	180	μA	V <sub>DD</sub> = 1.8 to 3.6			
SID35Q	I <sub>DD30Q</sub>	I <sup>2</sup> C wakeup and WDT on.	-	-	140	μA	V <sub>DD</sub> = 3.6 to 5.5			
Hibernate	Mode, -40 °C to +	- 60 °C			•					
SID39	I <sub>DD34</sub>	Regulator Off.	-	150	3000	nA	V <sub>DD</sub> = 1.71 to 1.89			
SID40	I <sub>DD35</sub>		_	150	1000	nA	V <sub>DD</sub> = 1.8 to 3.6			
SID41	I <sub>DD36</sub>		_	150	1100	nA	V <sub>DD</sub> = 3.6 to 5.5			
Hibernate	Mode, +85 °C									
SID42	I <sub>DD37</sub>	Regulator Off.	-	_	4500	nA	V <sub>DD</sub> = 1.71 to 1.89			
SID43	I <sub>DD38</sub>		-	-	3500	nA	V <sub>DD</sub> = 1.8 to 3.6			
SID44	I <sub>DD39</sub>		-	-	3500	nA	V <sub>DD</sub> = 3.6 to 5.5			
Hibernate	Mode, +105 °C									
SID42Q	I <sub>DD37Q</sub>	Regulator Off.	-	1	19.4	μA	V <sub>DD</sub> = 1.71 to 1.89			
SID43Q	I <sub>DD38Q</sub>		-	-	17	μA	V <sub>DD</sub> = 1.8 to 3.6			
SID44Q	I <sub>DD39Q</sub>		-	-	16	μA	V <sub>DD</sub> = 3.6 to 5.5			
Stop Mode										
SID304	I <sub>DD43A</sub>	Stop Mode current; $V_{DD}$ = 3.6 V	-	35	85	nA	T = -40 °C to +60 °C			
SID304A	I <sub>DD43B</sub>	Stop Mode current; $V_{DD}$ = 3.6 V	_	-	1450	nA	T = +85 °C			
Stop Mode	, +105 °C									
SID304Q	I <sub>DD43AQ</sub>	Stop Mode current; V <sub>DD</sub> = 3.6 V	-	-	5645	nA				
XRES curr	ent									
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	_	2	5	mA				



## Table 4. GPIO DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID68	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DDD</sub>	-	-	mV	
SID69	IDIODE	Current through protection diode to $V_{DD}/Vss$	-	-	100	μA	Guaranteed by characterization
SID69A	I <sub>TOT_GPIO</sub>	Maximum Total Source or Sink Chip Current	-	-	200	mA	Guaranteed by characterization

## Table 5. GPIO AC Specifications

(Guaranteed by Characterization)<sup>[3]</sup>

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID70	T <sub>RISEF</sub>	Rise time in fast strong mode	2	-	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID71	T <sub>FALLF</sub>	Fall time in fast strong mode	2	-	12	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID72	T <sub>RISES</sub>	Rise time in slow strong mode	10	-	60	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID73	T <sub>FALLS</sub>	Fall time in slow strong mode	10	-	60	ns	3.3 V V <sub>DDD</sub> , Cload = 25 pF
SID74	F <sub>GPIOUT1</sub>	GPIO Fout;3.3 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V. Fast strong mode.	-	-	33	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID75	F <sub>GPIOUT2</sub>	GPIO Fout;1.7 V $\leq$ V <sub>DDD</sub> $\leq$ 3.3 V. Fast strong mode.	-	-	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID76	F <sub>GPIOUT3</sub>	GPIO Fout;3.3 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V. Slow strong mode.	-	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID245	F <sub>GPIOUT4</sub>	GPIO Fout;1.7 V $\leq$ V <sub>DDD</sub> $\leq$ 3.3 V. Slow strong mode.	-	-	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID246	F <sub>GPIOIN</sub>	GPIO input operating frequency; 1.71 V $\leq$ V <sub>DDD</sub> $\leq$ 5.5 V	_	_	48	MHz	90/10% V <sub>IO</sub>

## XRES

#### Table 6. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V <sub>IH</sub>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	-	-	V	CMOS Input
SID78	V <sub>IL</sub>	Input voltage low threshold	-	-	0.3 × V <sub>DDD</sub>	V	CMOS Input
SID79	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C <sub>IN</sub>	Input capacitance	-	3	-	pF	
SID81	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	-	mV	Guaranteed by characterization
SID82	IDIODE	Current through protection diode to $V_{DDD}/V_{SS}$	_	-	100	μA	Guaranteed by characterization

## Table 7. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID83	T <sub>RESETWIDTH</sub>	Reset pulse width	1	_	_	μs	Guaranteed by characterization

Note

 Simultaneous switching transitions on many fully-loaded GPIO pins may cause ground perturbations depending on several factors including PCB and decoupling capacitor design. For applications that are very sensitive to ground perturbations, the slower GPIO slew rate setting may be used.



## Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID292	PSRR	At 1 kHz, 100-mV ripple	70	85	-	dB	V <sub>DDD</sub> = 3.6 V
	Noise		_	-	_	-	
SID293	V <sub>N1</sub>	Input referred, 1 Hz - 1 GHz, power = high	_	94	_	μVrms	
SID294	V <sub>N2</sub>	Input referred, 1 kHz, power = high	_	72	_	nV/rtHz	
SID295	V <sub>N3</sub>	Input referred, 10kHz, power = high	-	28	-	nV/rtHz	
SID296	V <sub>N4</sub>	Input referred, 100kHz, power = high	-	15	-	nV/rtHz	
SID297	Cload	Stable up to maximum load. Perfor- mance specs at 50 pF.	_	-	125	pF	
SID298	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge$ 2.7 V	6	-	_	V/µs	
SID299	T_op_wake	From disable to enable, no external RC dominating	_	25	_	μs	
SID299A	OL_GAIN	Open Loop Gain	-	90	-	dB	
	Comp_mode	Comparator mode; 50 mV drive, Trise = Tfall (approx.)	_	-	-		
SID300	T <sub>PD1</sub>	Response time; power = high	-	150	-	ns	
SID301	T <sub>PD2</sub>	Response time; power = medium	-	400	-	ns	
SID302	T <sub>PD3</sub>	Response time; power = low	-	2000	-	ns	
SID303	Vhyst_op	Hysteresis	-	10	-	mV	
Deep Sleep	Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					Deep Sleep mode. $V_{DDA} \ge 2.7 V.$
SID_DS_1	IDD_HI_M1	Mode 1, High current	-	1400	-	uA	25 °C
SID_DS_2	IDD_MED_M1	Mode 1, Medium current	-	700	-	uA	25 °C
SID_DS_3	IDD_LOW_M1	Mode 1, Low current	-	200	-	uA	25 °C
SID_DS_4	IDD_HI_M2	Mode 2, High current	_	120	_	uA	25 °C
SID_DS_5	IDD_MED_M2	Mode 2, Medium current	-	60	-	uA	25 °C
SID_DS_6	IDD_LOW_M2	Mode 2, Low current	-	15	-	uA	25 °C
SID_DS_7	GBW_HI_M1	Mode 1, High current	-	4	-	MHz	25 °C
SID_DS_8	GBW_MED_M1	Mode 1, Medium current	-	2	-	MHz	25 °C
SID_DS_9	GBW_LOW_M1	Mode 1, Low current	-	0.5	-	MHz	25 °C
SID_DS_10	GBW_HI_M2	Mode 2, High current	-	0.5	_	MHz	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_11	GBW_MED_M2	Mode 2, Medium current	-	0.2	-	MHz	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_12	GBW_LOW_M2	Mode 2, Low current	-	0.1	-	MHz	20-pF load, no DC load 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_13	VOS_HI_M1	Mode 1, High current	-	5	_	mV	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_14	VOS_MED_M1	Mode 1, Medium current	_	5	_	mV	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -1.5 V



## Table 24. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID167	Т <sub>DMO</sub>	MOSI valid after Sclock driving edge	-	-	15	ns	
SID168	T <sub>DSI</sub>	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	-	-	ns	
SID169	Т <sub>НМО</sub>	Previous MOSI data hold time with respect to capturing edge at Slave	0	_	-	ns	

## Table 25. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	Т <sub>DMI</sub>	MOSI valid before Sclock capturing edge	40	-	-	ns	
SID171	T <sub>DSO</sub>	MISO valid after Sclock driving edge	-	-	42 + 3 × (1/FCPU)	ns	
SID171A	T <sub>DSO_ext</sub>	MISO valid after Sclock driving edge in Ext. Clock mode	-	-	48	ns	
SID172	T <sub>HSO</sub>	Previous MISO data hold time	0	-	-	ns	
SID172A	T <sub>SSELSCK</sub>	SSEL Valid to first SCK Valid edge	100	-	_	ns	

## Memory

## Table 26. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	-	5.5	V	

## Table 27. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub>	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 128 bytes
SID175	T <sub>ROWERASE</sub>	Row erase time	-	-	13	ms	
SID176	T <sub>ROWPROGRAM</sub>	Row program time after erase	-	_	7	ms	
SID178	T <sub>BULKERASE</sub>	Bulk erase time (128 KB)	-	_	35	ms	
SID179	T <sub>SECTORERASE</sub>	Sector erase time (8 KB)	-	-	15	ms	
SID180	T <sub>DEVPROG</sub>	Total device program time	_	_	15	seconds	Guaranteed by charac- terization
SID181	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	Guaranteed by charac- terization
SID182	F <sub>RET</sub>	Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	_	_	years	Guaranteed by charac- terization
SID182A		Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	Guaranteed by charac- terization
SID182B	F <sub>RETQ</sub>	Flash retention. $T_A \le 105$ °C, 10K P/E cycles, $\le$ three years at $T_A \ge 85$ °C	10	20	-	years	Guaranteed by charac- terization.



## **System Resources**

Power-on-Reset (POR) with Brown Out

## Table 28. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.45	V	Guaranteed by charac- terization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	-	1.4	V	Guaranteed by charac- terization
SID187	V <sub>IPORHYST</sub>	Hysteresis	15	-	200	mV	Guaranteed by charac- terization

## Table 29. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.64	_	_	V	Guaranteed by charac- terization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.4	-	-	V	Guaranteed by charac- terization

## Voltage Monitors

#### Table 30. Voltage Monitors DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V <sub>LVI2</sub>	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V <sub>LVI3</sub>	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V <sub>LVI4</sub>	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V <sub>LVI5</sub>	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V <sub>LVI6</sub>	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V <sub>LVI8</sub>	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V <sub>LVI9</sub>	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	_	_	100	μA	Guaranteed by charac- terization

## Table 31. Voltage Monitors AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID212	T <sub>MONTRIP</sub>	Voltage monitor trip time	1	-	1	μs	Guaranteed by charac- terization



## SWD Interface

## Table 32. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-	-	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71~V \leq V_{DD} \leq 3.3~V$	-	-	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	-	-	ns	Guaranteed by characterization
SID216	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	-	-	ns	Guaranteed by characterization
SID217	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5*T	ns	Guaranteed by characterization
SID217A	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_	ns	Guaranteed by characterization

Internal Main Oscillator

## Table 33. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	-	1000	μA	
SID219	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	-	325	μA	
SID220	I <sub>IMO3</sub>	IMO operating current at 12 MHz	_	-	225	μA	
SID221	I <sub>IMO4</sub>	IMO operating current at 6 MHz	_	-	180	μA	
SID222	I <sub>IMO5</sub>	IMO operating current at 3 MHz	_	-	150	μΑ	

## Table 34. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F <sub>IMOTOL1</sub>	Frequency variation from 3 to 48 MHz	-	-	±2	%	±3% if T <sub>A</sub> > 85 °C and IMO frequency < 24 MHz
SID226	T <sub>STARTIMO</sub>	IMO startup time	-	-	12	μs	
SID227	T <sub>JITRMSIMO1</sub>	RMS Jitter at 3 MHz	-	156	-	ps	
SID228	T <sub>JITRMSIMO2</sub>	RMS Jitter at 24 MHz	-	145	-	ps	
SID229	T <sub>JITRMSIMO3</sub>	RMS Jitter at 48 MHz	-	139	-	ps	

Internal Low-Speed Oscillator

## Table 35. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231	I <sub>ILO1</sub>	ILO operating current at 32 kHz	-	0.3	1.05	μA	Guaranteed by Characterization
SID233	I <sub>ILOLEAK</sub>	ILO leakage current	-	2	15	nA	Guaranteed by Design



## Table 39. UDB AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID251	F <sub>MAX_CRC</sub>	Max frequency of 16-bit CRC/PRS in a UDB pair	-	48	MHz		
PLD Perfor	mance in UDB						
SID252	F <sub>MAX_PLD</sub>	Max frequency of 2-pass PLD function in a UDB pair	ax frequency of 2-pass PLD – – 48 MHz Inction in a UDB pair				
Clock to O	utput Performance						
SID253	T <sub>CLK_OUT_UDB1</sub>	Prop. delay for clock in to data out – 15 t 25 °C, Typ.		15	-	ns	
SID254	T <sub>CLK_OUT_UDB2</sub>	op. delay for clock in to data out, – 25 – orst case.				ns	

#### Table 40. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID256*	T <sub>WS48</sub> *	Number of wait states at 48 MHz	2	-	-		CPU execution from Flash
SID257	T <sub>WS24</sub> *	Number of wait states at 24 MHz	1	-	-		CPU execution from Flash
SID260	V <sub>REFSAR</sub>	Trimmed internal reference to SAR	-1	_	+1	%	Percentage of Vbg (1.024 V). Guaranteed by characterization
SID261	F <sub>SARINTREF</sub>	SAR operating speed without external reference bypass	-	-	100	ksps	12-bit resolution. Guaranteed by characterization
SID262	T <sub>CLKSWITCH</sub>	Clock switching from clk1 to clk2 in clk1 periods	3	-	4	Periods	. Guaranteed by design
* Tws48 and <sup>-</sup>	Tws24 are guaranteed b	by Design					

## Table 41. UDB Port Adaptor Specifications

(Based on LPC Component Specs, Guaranteed by Characterization -10-pF load, 3-V V<sub>DDIO</sub> and V<sub>DDD</sub>)

Spec ID	Parameter	Description	Min	Тур	Max	Units	<b>Details/Conditions</b>
SID263	T <sub>LCLKDO</sub>	LCLK to output delay	-	-	18	ns	
SID264	T <sub>DINLCLK</sub>	Input setup time to LCLCK rising edge	-	Ι	7	ns	
SID265	T <sub>DINLCLKHLD</sub>	Input hold time from LCLK rising edge	0	-	-	ns	
SID266	T <sub>LCLKHIZ</sub>	LCLK to output tristated	-	-	28	ns	
SID267	T <sub>FLCLK</sub>	LCLK frequency	-	-	33	MHz	
SID268	T <sub>LCLKDUTY</sub>	LCLK duty cycle (percentage high)	40	-	60	%	

#### Table 42. CAN Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	<b>Details /Conditions</b>
SID420	IDD_CAN	Block current consumption	-	-	200	uA	
SID421	CAN_bits	CAN Bit rate (Min 8-MHZ clock)	-	-	1	Mbps	



Field	Description	Values	Meaning
F	Temperature Range	I	Industrial
	Temperature Mange	Q	Extended Industrial
		N/A	PSoC 4 Base Series
S	Silicon Family	L	PSoC 4 L-Series
3	Shicon Family	BL	PSoC 4 BLE
		M PSoC 4 M-S	
XYZ	Attributes Code	000-999	Code of feature set in the specific family

## Part Numbering Conventions

The part number fields are defined as follows.

	CY8C	4	Α	В	<u>C</u>	D	E	F ·	· <u>s</u>	XYZ
Cypress Prefix –									T	
Architecture –										
Family Group within Architecture –										
Speed Grade –										
Flash Capacity –										
Package Code –										
Silicon Family								-		
Attributes Code										



## Acronyms

## Table 46. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM®	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 46. Acronyms Used in this Document (continu	ied)
---	------

Acronym	Description
ETM	embedded trace macrocell
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
lir	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board



# **Revision History**

Descriptio Document	Description Title: PSoC <sup>®</sup> 4: PSoC 4200M Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-93963							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*B	4765455	WKA	06/03/2015	Release to web.				
*C	4815539	WKA	06/29/2015	Removed note regarding hardware handshaking in the UART Mode section. Changed max value of SID51A to 2 ms. Added "Guaranteed by characterization" note for SID65 and SID65A Updated Ordering Information. Removed the Errata section.				
*D	4828234	WKA	07/08/2015	Corrected Block Diagram				
*E	4941619	WKA	09/30/2015	Updated CapSense section. Updated the note at the end of the Pinout table. Removed Conditions for spec SID237. Updated Ordering Information.				
*F	5026805	WKA	11/25/2015	Added Comparator ULP mode range restrictions and corrected typos.				
*G	5408936	WKA	08/19/2016	Added extended industrial temperature range. Added specs SID290Q, SID182A, and SID299A. Updated conditions for SID290, SID223, and SID237. Added 44-pin TQFP package details. Updated Ordering Information.				