

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, Cap Sense, LCD, LVD, POR, PWM, SmartSense, WDT
Number of I/O	55
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245lti-m445

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP. Following is an abbreviated list for PSoC 4:

- Overview: PSoC Portfolio, PSoC Roadmap
- Product Selectors: PSoC 1, PSoC 3, PSoC 4, PSoC 5LP In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
 - □ AN79953: Getting Started With PSoC 4
 - □ AN88619: PSoC 4 Hardware Design Considerations
 - □ AN86439: Using PSoC 4 GPIO Pins

PSoC Creator

- □ AN57821: Mixed Signal Circuit Board Layout
- □ AN81623: Digital Design Best Practices
- □ AN73854: Introduction To Bootloaders
- AN89610: ARM Cortex Code Optimization

- Technical Reference Manual (TRM) is in two documents:
- □ Architecture TRM details each PSoC 4 functional block.
- □ Registers TRM describes each of the PSoC 4 registers.
- Development Kits:
 - CY8CKIT-042, PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino[™] compatible shields and Digilent® Pmod[™] daughter cards.
 - □ CY8CKIT-049 is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
 - CY8CKIT-001 is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.

The MiniProg3 device provides an interface for flash programming and debug.

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the list of component datasheets. With PSoC Creator, you can:

- 1. Drag and drop component icons to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
- 3. Configure components using the configuration tools
- 4. Explore the library of 100+ components
- 5. Review component datasheets

Figure 1. Multiple-Sensor Example Project in PSoC Creator





PSoC 4200M Block Diagram



The PSoC 4200-M devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4200-M devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4200-M family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and because it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200-M with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200-M allows the customer to make.



Watchdog Timer

A watchdog timer is implemented in the clock block running from the low-frequency clock; this allows watchdog operation during Deep Sleep and generates a watchdog reset or an interrupt if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Reset

The PSoC 4200M can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

Voltage Reference

The PSoC 4200M reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to add an external bypass capacitor to the internal reference using a GPIO pin or to use an external reference for the SAR.

Analog Blocks

12-bit SAR ADC

The 12-bit 1 MSample/second SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to \pm 1%) and by providing the choice of three internal voltage references: V_{DD}, V_{DD}/2, and

V_{REF} (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. The system performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer (expandable to 16 inputs). The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps, whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. In addition, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

Figure 3. SAR ADC System Diagram





Analog Multiplex Bus

The PSoC 4200M has two concentric analog buses (Analog Mux Bus A and Analog Mux Bus B) that circumnavigate the periphery of the chip. These buses can transport analog signals from any pin to various analog blocks (including the opamps) and to the CapSense blocks allowing, for instance, the ADC to monitor any pin on the chip. These buses are independent and can also be split into three independent sections. This allows one section to be used for CapSense purposes, one for general analog signal processing, and the third for general-purpose digital peripherals and GPIO.

Four Opamps

The PSoC 4200M has four opamps with comparator modes, which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can operate in the Deep Sleep mode at very low power levels. The following diagram shows one of two identical opamp pairs of the opamp subsystem.

Figure 4. Identical Opamp Pairs in Opamp Subsystem



The ovals in Figure 4 represent analog switches, which may be controlled via user firmware, the SAR sequencer, or user-defined programmable logic. The opamps (OA0 and OA1) are configurable via these switches to perform all standard opamp functions with appropriate feedback components.

The opamps (OA0 and OA1) are programmable and reconfigurable to provide standard opamp functionality via switchable feedback components, unity gain functionality for driving pins directly, or for internal use (such as buffering SAR ADC inputs as indicated in the diagram), or as true comparators.

The opamp inputs provide highly flexible connectivity and can connect directly to dedicated pins or, via the analog mux buses,

The opamps operate in Deep Sleep mode at very low currents allowing analog circuits to remain operational during Deep Sleep.

Temperature Sensor

The PSoC 4200M has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress-supplied software that includes calibration and linearization.

Low-power Comparators

The PSoC 4200M has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid meta-stability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

Programmable Digital

Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4200M has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

Figure 5. UDB Array





GPIO

The PSoC 4200M has 55 GPIOs in the 68-pin QFN package. The GPIO block implements the following:

- Eight drive strength modes including strong push-pull, resistive pull-up and pull-down, weak (resistive) pull-up and pull-down, open drain and open source, input only, and disabled
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output disables
- Hold mode for latching previous state (used for retaining I/O state in Deep Sleep mode and Hibernate modes)
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width. During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed to reduce internal multiplexing complexity (these signals do not go through the DSI network). DSI signals are not affected by this and any pin on Ports 0, 1, 2, and 3 may be routed to any UDB through the DSI network. Only pins on Ports 0, 1, 2, and 3 may be routed through DSI signals.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (8 for PSoC 4200M).

The Pins of Port 6 (up to 6 depending on the package) are overvoltage tolerant (V_{IN} can exceed V_{DD}). The overvoltage cells will not sink more than 10 μ A when their inputs exceed V_{DDIO} in compliance with I²C specifications.

Special Function Peripherals

LCD Segment Drive

The PSoC 4200M has an LCD controller, which can drive up to four commons and up to 51 segments. Any pin can be either a common or a segment pin. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages.

The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

CapSense

CapSense is supported on all pins in the PSoC 4200M through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense functionality can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block, which provides automatic hardware tuning (Cypress SmartSense[™]), to make it easy for the user.

Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

Each CSD block has two IDACs which can be used for general purposes if CapSense is not being used.(both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available). The PSoC 4200M has two CSD blocks which can be used independently; one for CapSense and one providing two IDACs.

The two CapSense blocks are referred to as CSD0 and CSD1. Capacitance sensing inputs on Ports 0, 1, 2, 3, 4, 6, and 7 are sensed by CSD0. Capacitance sensing inputs on Port 5 are sensed by CSD1.

PSoC[®] 4: PSoC 4200M Family Datasheet



Port/Pin	Analog	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P2.7	sarmux.7	tcpwm.line_compl[1]:1				scb[3].spi_select0:1
P6.0		tcpwm.line[4]:0	scb[3].uart_rx:0	can[0].can_tx_enb_n:0	scb[3].i2c_scl:0	scb[3].spi_mosi:0
P6.1		tcpwm.line_compl[4]:0	scb[3].uart_tx:0	can[0].can_rx:0	scb[3].i2c_sda:0	scb[3].spi_miso:0
P6.2		tcpwm.line[5]:0	scb[3].uart_cts:0	can[0].can_tx:0		scb[3].spi_clk:0
P6.3		tcpwm.line_compl[5]:0	scb[3].uart_rts:0			scb[3].spi_select0:0
P6.4		tcpwm.line[6]:0				scb[3].spi_select1:0
P6.5		tcpwm.line_compl[6]:0				scb[3].spi_select2:0
P3.0		tcpwm.line[0]:0	scb[1].uart_rx:1	scb[1].i2c_scl:2		scb[1].spi_mosi:0
P3.1		tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		tcpwm.line[1]:0	scb[1].uart_cts:1		swd_data	scb[1].spi_clk:0
P3.3		tcpwm.line_compl[1]:0	scb[1].uart_rts:1		swd_clk	scb[1].spi_select0:0
P3.4		tcpwm.line[2]:0				scb[1].spi_select1:0
P3.5		tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		tcpwm.line_compl[3]:0				
P4.0			scb[0].uart_rx:0	can[0].can_rx:1	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1			scb[0].uart_tx:0	can[0].can_tx:1	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd[0].c_mod		scb[0].uart_cts:0	can[0].can_tx_enb_n:1	lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd[0].c_sh_tank		scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0
P4.4				can[1].can_tx_enb_n:1		scb[0].spi_select1:2
P4.5				can[1].can_rx:1		scb[0].spi_select2:2
P4.6				can[1].can_tx:1		scb[0].spi_select3:2
P4.7						
P7.0		tcpwm.line[0]:2	scb[3].uart_rx:1		scb[3].i2c_scl:1	scb[3].spi_mosi:1
P7.1		tcpwm.line_compl[0]:2	scb[3].uart_tx:1		scb[3].i2c_sda:1	scb[3].spi_miso:1
P7.2		tcpwm.line[1]:2	scb[3].uart_cts:1			scb[3].spi_clk:1

Descriptions of the power pin functions are as follows:

VDDD: Power supply for both analog and digital sections (where there is no V_{DDA} pin).

VDDA: Analog V_{DD} pin where package pins allow; shorted to V_{DDD} otherwise. **VDDIO**: I/O pin power domain.

VSSA: Analog ground pin where package pins allow; shorted to VSS otherwise **VSS**: Ground pin.

VCCD: Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.



Development Support

The PSoC 4200M family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4200M family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200M family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Table 4. GPIO DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID68	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	_	-	mV	
SID69	IDIODE	Current through protection diode to V_{DD}/Vss	-	_	100	μA	Guaranteed by characterization
SID69A	I _{TOT_GPIO}	Maximum Total Source or Sink Chip Current	-	_	200	mA	Guaranteed by characterization

Table 5. GPIO AC Specifications

(Guaranteed by Characterization)^[3]

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	-	60	ns	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Fast strong mode.	-	-	33	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO Fout;1.7 V \leq V _{DDD} \leq 3.3 V. Fast strong mode.	-	-	16.7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO Fout;3.3 V \leq V _{DDD} \leq 5.5 V. Slow strong mode.	-	-	7	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO Fout;1.7 V \leq V _{DDD} \leq 3.3 V. Slow strong mode.	-	-	3.5	MHz	90/10%, 25-pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V _{DDD} \leq 5.5 V	_	_	48	MHz	90/10% V _{IO}

XRES

Table 6. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	0.7 × V _{DDD}	-	-	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	-	-	0.3 × V _{DDD}	V	CMOS Input
SID79	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C _{IN}	Input capacitance	-	3	-	pF	
SID81	V _{HYSXRES}	Input voltage hysteresis	-	100	-	mV	Guaranteed by characterization
SID82	I _{DIODE}	Current through protection diode to V_{DDD}/V_{SS}	_	-	100	μA	Guaranteed by characterization

Table 7. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID83	T _{RESETWIDTH}	Reset pulse width	1	_	_	μs	Guaranteed by characterization

Note

 Simultaneous switching transitions on many fully-loaded GPIO pins may cause ground perturbations depending on several factors including PCB and decoupling capacitor design. For applications that are very sensitive to ground perturbations, the slower GPIO slew rate setting may be used.



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID292	PSRR	At 1 kHz, 100-mV ripple	70	85	-	dB	V _{DDD} = 3.6 V
	Noise		_	_	-	-	
SID293	V _{N1}	Input referred, 1 Hz - 1 GHz, power = high	_	94	-	µVrms	
SID294	V _{N2}	Input referred, 1 kHz, power = high	-	72	-	nV/rtHz	
SID295	V _{N3}	Input referred, 10kHz, power = high	_	28	-	nV/rtHz	
SID296	V _{N4}	Input referred, 100kHz, power = high	-	15	-	nV/rtHz	
SID297	Cload	Stable up to maximum load. Perfor- mance specs at 50 pF.	-	-	125	pF	
SID298	Slew_rate	Cload = 50 pF, Power = High, $V_{DDA} \ge$ 2.7 V	6	-	-	V/µs	
SID299	T_op_wake	From disable to enable, no external RC dominating	-	25	-	μs	
SID299A	OL_GAIN	Open Loop Gain	_	90	-	dB	
	Comp_mode	Comparator mode; 50 mV drive, Trise = Tfall (approx.)	-	-	-		
SID300	T _{PD1}	Response time; power = high	_	150	-	ns	
SID301	T _{PD2}	Response time; power = medium	-	400	-	ns	
SID302	T _{PD3}	Response time; power = low	_	2000	-	ns	
SID303	Vhyst_op	Hysteresis	-	10	-	mV	
Deep Sleep	Mode	Mode 2 is lowest current range. Mode 1 has higher GBW.					Deep Sleep mode. $V_{DDA} \ge 2.7 V.$
SID_DS_1	IDD_HI_M1	Mode 1, High current	_	1400	-	uA	25 °C
SID_DS_2	IDD_MED_M1	Mode 1, Medium current	-	700	-	uA	25 °C
SID_DS_3	IDD_LOW_M1	Mode 1, Low current	_	200	-	uA	25 °C
SID_DS_4	IDD_HI_M2	Mode 2, High current	_	120	-	uA	25 °C
SID_DS_5	IDD_MED_M2	Mode 2, Medium current	-	60	-	uA	25 °C
SID_DS_6	IDD_LOW_M2	Mode 2, Low current	-	15	-	uA	25 °C
SID_DS_7	GBW_HI_M1	Mode 1, High current	_	4	-	MHz	25 °C
SID_DS_8	GBW_MED_M1	Mode 1, Medium current	-	2	-	MHz	25 °C
SID_DS_9	GBW_LOW_M1	Mode 1, Low current	-	0.5	-	MHz	25 °C
SID_DS_10	GBW_HI_M2	Mode 2, High current	-	0.5	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_11	GBW_MED_M2	Mode 2, Medium current	-	0.2	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_12	GBW_LOW_M2	Mode 2, Low current	-	0.1	-	MHz	20-pF load, no DC load 0.2 V to V _{DDA} -1.5 V
SID_DS_13	VOS_HI_M1	Mode 1, High current	-	5	-	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_14	VOS_MED_M1	Mode 1, Medium current	-	5	-	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V



Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID_DS_15	VOS_LOW_M1	Mode 1, Low current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_16	VOS_HI_M2	Mode 2, High current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_17	VOS_MED_M2	Mode 2, Medium current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_18	VOS_LOW_M2	Mode 2, Low current	_	5	_	mV	With trim 25 °C, 0.2 V to V _{DDA} -1.5 V
SID_DS_19	IOUT_HI_M1	Mode 1, High current	_	10	_	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_20	IOUT_MED_M1	Mode 1, Medium current	_	10	_	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_21	IOUT_LOW_M1	Mode 1, Low current	_	4	_	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_22	IOUT_HI_M2	Mode 2, High current	_	1	_	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_23	IOUT_MED_M2	Mode 2, Medium current	-	1	_	mA	Output is 0.5 V to V _{DDA} -0.5 V
SID_DS_24	IOUT_LOW_M2	Mode 2, Low current	_	0.5	_	mA	Output is 0.5 V to V _{DDA} -0.5 V

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID85	V _{OFFSET2}	Input offset voltage, Common Mode voltage range from 0 to V _{DD} -1	-	-	±4	mV	
SID85A	V _{OFFSET3}	Input offset voltage. Ultra low-power mode ($V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge 1.8 \text{ V}$ for Temp > 0 °C)	-	±12	-	mV	
SID86	V _{HYST}	Hysteresis when enabled, Common Mode voltage range from 0 to V_{DD} -1.	_	10	35	mV	Guaranteed by characterization
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	-	V _{DDD} – 0.1	V	Modes 1 and 2.
SID247	V _{ICM2}	Input common mode voltage in low power mode ($V_{DDD} \ge 2.2$ V for Temp < 0 °C, $V_{DDD} \ge 1.8$ V for Temp > 0 °C)	0	-	V _{DDD}	V	
SID247A	V _{ICM3}	Input common mode voltage in ultra low power mode	0	-	V _{DDD} – 1.15	V	
SID88	CMRR	Common mode rejection ratio	50	-	-	dB	$V_{DDD} \ge 2.7 V.$ Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	-	-	dB	V _{DDD} < 2.7 V. Guaranteed by characterization
SID89	I _{CMP1}	Block current, normal mode	-	-	400	μA	Guaranteed by characterization



Table 9. Comparator DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID248	I _{CMP2}	Block current, low power mode	-	-	100	μA	Guaranteed by characterization
SID259	I _{CMP3}	Block current, ultra low power mode ($V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge$ 1.8 V for Temp > 0 °C)	_	6	28	μA	Guaranteed by characterization
SID90	Z _{CMP}	DC input impedance of comparator	35	-	-	MΩ	Guaranteed by characterization

Table 10. Comparator AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID91	T _{RESP1}	Response time, normal mode	-	-	110	ns	50-mV overdrive
SID258	T _{RESP2}	Response time, low power mode	-	-	200	ns	50-mV overdrive
SID92		Response time, ultra low power mode ($V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge$ 1.8 V for Temp > 0 °C)	-	_	15	μs	200-mV overdrive

Temperature Sensor

Table 11. Temperature Sensor Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID93	T _{SENSACC}	Temperature sensor accuracy	-5	±1	+5	°C	–40 to +85 °C

SAR ADC

Table 12. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID94	A_RES	Resolution	-	-	12	bits	
SID95	A_CHNIS_S	Number of channels - single ended	-	-	16		8 full speed
SID96	A-CHNKS_D	Number of channels - differential	-	-	8		Diff inputs use neighboring I/O
SID97	A-MONO	Monotonicity	-	-	-		Yes. Based on characterization
SID98	A_GAINERR	Gain error	-	-	±0.1	%	With external reference.
SID99	A_OFFSET	Input offset voltage	-	-	2	mV	Measured with 1-V V _{REF.}
SID100	A_ISAR	Current consumption	-	-	1	mA	
SID101	A_VINS	Input voltage range - single ended	V _{SS}	-	V _{DDA}	V	Based on device characterization
SID102	A_VIND	Input voltage range - differential	V _{SS}	-	V _{DDA}	V	Based on device characterization
SID103	A_INRES	Input resistance	-	-	2.2	KΩ	Based on device characterization
SID104	A_INCAP	Input capacitance	-	-	10	pF	Based on device characterization



Table 13. SAR ADC AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID106	A_PSRR	Power supply rejection ratio	70	-	—	dB	
SID107	A_CMRR	Common mode rejection ratio	66	-	-	dB	Measured at 1 V
SID108	A_SAMP_1	Sample rate with external reference bypass cap	_	-	1	Msps	
SID108A	A_SAMP_2	Sample rate with no bypass cap. Reference = V_{DD}	-	-	1	Msps	
SID108B	A_SAMP_3	Sample rate with no bypass cap. Internal reference	-	-	100	Ksps	
SID109	A_SNDR	Signal-to-noise and distortion ratio (SINAD)	66	-	-	dB	F _{IN} = 10 kHz
SID111	A_INL	Integral non linearity	-1.4	-	+1.4	LSB	V _{DD} = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5.
SID111A	A_INL	Integral non linearity	-1.4	-	+1.4	LSB	V _{DDD} = 1.71 to 3.6, 1 Msps, Vref = 1.71 to V _{DDD} .
SID111B	A_INL	Integral non linearity	-1.4	-	+1.4	LSB	V _{DDD} = 1.71 to 5.5, 500 ksps, Vref = 1 to 5.5.
SID112	A_DNL	Differential non linearity	-0.9	-	+1.35	LSB	V _{DDD} = 1.71 to 5.5, 1 Msps, Vref = 1 to 5.5.
SID112A	A_DNL	Differential non linearity	-0.9	-	+1.35	LSB	V _{DDD} = 1.71 to 3.6, 1 Msps, Vref = 1.71 to V _{DDD} .
SID112B	A_DNL	Differential non linearity	-0.9	-	+1.35	LSB	V _{DDD} = 1.71 to 5.5, 500 ksps, Vref = 1 to 5.5.
SID113	A_THD	Total harmonic distortion	_	-	-65	dB	F _{IN} = 10 kHz.

CSD

Table 14. CSD Block Specification

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
CSD Spec	ification		•				•
SID308	VCSD	Voltage range of operation	1.71	-	5.5	V	
SID309	IDAC1	DNL for 8-bit resolution	-1	-	1	LSB	
SID310	IDAC1	INL for 8-bit resolution	-3	-	3	LSB	
SID311	IDAC2	DNL for 7-bit resolution	-1	-	1	LSB	
SID312	IDAC2	INL for 7-bit resolution	-3	-	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	-	-	Ratio	Capacitance range of 9 to 35 pF, 0.1-pF sensitivity
SID314	IDAC1_CRT1	Output current of Idac1 (8-bits) in High range	-	612	-	μA	
SID314A	IDAC1_CRT2	Output current of Idac1(8-bits) in Low range	_	306	_	μA	
SID315	IDAC2_CRT1	Output current of Idac2 (7-bits) in High range	-	304.8	-	μA	
SID315A	IDAC2_CRT2	Output current of Idac2 (7-bits) in Low range	-	152.4	_	μA	



System Resources

Power-on-Reset (POR) with Brown Out

Table 28. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V _{RISEIPOR}	Rising trip voltage	0.80	_	1.45	V	Guaranteed by charac- terization
SID186	V _{FALLIPOR}	Falling trip voltage	0.75	-	1.4	V	Guaranteed by charac- terization
SID187	V _{IPORHYST}	Hysteresis	15	_	200	mV	Guaranteed by charac- terization

Table 29. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.64	-	-	V	Guaranteed by charac- terization
SID192	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.4	-	_	V	Guaranteed by charac- terization

Voltage Monitors

Table 30. Voltage Monitors DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V _{LVI1}	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V _{LVI2}	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V _{LVI3}	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V _{LVI4}	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V _{LVI5}	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V _{LVI6}	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V _{LVI7}	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V _{LVI8}	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V _{LVI9}	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V _{LVI10}	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V _{LVI11}	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V _{LVI12}	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V _{LVI13}	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V _{LVI14}	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V _{LVI15}	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V _{LVI16}	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	-	_	100	μA	Guaranteed by charac- terization

Table 31. Voltage Monitors AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID212	T _{MONTRIP}	Voltage monitor trip time	1	Ι	1	μs	Guaranteed by charac- terization



Table 39. UDB AC Specifications

(Guaranteed by Characterization) (continued)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID251	F _{MAX_CRC}	Max frequency of 16-bit CRC/PRS in a UDB pair	-	-	48	MHz	
PLD Perfor	mance in UDB	•					
SID252	F _{MAX_PLD}	Max frequency of 2-pass PLD function in a UDB pair	-	_	48	MHz	
Clock to O	utput Performance	•					
SID253	T _{CLK_OUT_UDB1}	Prop. delay for clock in to data out at 25 °C, Typ.	-	15	-	ns	
SID254	T _{CLK_OUT_UDB2}	Prop. delay for clock in to data out, Worst case.	-	25	_	ns	

Table 40. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID256*	T _{WS48} *	Number of wait states at 48 MHz	2	-	-		CPU execution from Flash
SID257	T _{WS24} *	Number of wait states at 24 MHz	1	-	-		CPU execution from Flash
SID260	V _{REFSAR}	Trimmed internal reference to SAR	-1	-	+1	%	Percentage of Vbg (1.024 V). Guaranteed by characterization
SID261	F _{SARINTREF}	SAR operating speed without external reference bypass	-	-	100	ksps	12-bit resolution. Guaranteed by characterization
SID262	T _{CLKSWITCH}	Clock switching from clk1 to clk2 in clk1 periods	3	-	4	Periods	. Guaranteed by design

Table 41. UDB Port Adaptor Specifications

(Based on LPC Component Specs, Guaranteed by Characterization -10-pF load, 3-V V_{DDIO} and V_{DDD})

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID263	T _{LCLKDO}	LCLK to output delay	_	-	18	ns	
SID264	T _{DINLCLK}	Input setup time to LCLCK rising edge	-	-	7	ns	
SID265	T _{DINLCLKHLD}	Input hold time from LCLK rising edge	0	-	-	ns	
SID266	T _{LCLKHIZ}	LCLK to output tristated	_	-	28	ns	
SID267	T _{FLCLK}	LCLK frequency	_	-	33	MHz	
SID268	T _{LCLKDUTY}	LCLK duty cycle (percentage high)	40	-	60	%	

Table 42. CAN Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details /Conditions
SID420	IDD_CAN	Block current consumption	-	-	200	uA	
SID421	CAN_bits	CAN Bit rate (Min 8-MHZ clock)	-	-	1	Mbps	



Field	Description	Values	Meaning
F	Temperature Range	I	Industrial
1	Temperature Range	Q	Extended Industrial
		N/A	PSoC 4 Base Series
S	Silicon Family	L	PSoC 4 L-Series
3	Shicon Farmiy	BL	PSoC 4 BLE
		М	PSoC 4 M-Series
XYZ	Attributes Code	000-999	Code of feature set in the specific family

Part Numbering Conventions

The part number fields are defined as follows.

	CY8C	4	Α	В	<u>C</u>	D	E	F ·	· <u>s</u>	XYZ
Cypress Prefix –									T	
Architecture –										
Family Group within Architecture –										
Speed Grade –										
Flash Capacity –										
Package Code –										
Temperature Range – Silicon Family _								-		
Attributes Code										







51-85051 *D









Acronyms

Table 46. Acronyms Used in this Document

Acronym	Description		
abus	analog local bus		
ADC	analog-to-digital converter		
AG	analog global		
АНВ	AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an ARM data transfer bus		
ALU	arithmetic logic unit		
AMUXBUS	analog multiplexer bus		
API	application programming interface		
APSR	application program status register		
ARM®	advanced RISC machine, a CPU architecture		
ATM	automatic thump mode		
BW	bandwidth		
CAN	Controller Area Network, a communications protocol		
CMRR	common-mode rejection ratio		
CPU	central processing unit		
CRC	cyclic redundancy check, an error-checking protocol		
DAC	digital-to-analog converter, see also IDAC, VDAC		
DFB	digital filter block		
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.		
DMIPS	Dhrystone million instructions per second		
DMA	direct memory access, see also TD		
DNL	differential nonlinearity, see also INL		
DNU	do not use		
DR	port write data registers		
DSI	digital system interconnect		
DWT	data watchpoint and trace		
ECC	error correcting code		
ECO	external crystal oscillator		
EEPROM	electrically erasable programmable read-only memory		
EMI	electromagnetic interference		
EMIF	external memory interface		
EOC	end of conversion		
EOF	end of frame		
EPSR	execution program status register		
ESD	electrostatic discharge		

Table 46.	Acronyms	Used in this Document	(continued)
-----------	----------	-----------------------	-------------

ETM FIR FPB	embedded trace macrocell		
EDD	finite impulse response, see also IIR		
LLD	flash patch and breakpoint		
FS	full-speed		
GPIO	general-purpose input/output, applies to a PSoC pin		
HVI	high-voltage interrupt, see also LVI, LVD		
IC	integrated circuit		
IDAC	current DAC, see also DAC, VDAC		
IDE	integrated development environment		
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol		
lir	infinite impulse response, see also FIR		
ILO	internal low-speed oscillator, see also IMO		
IMO	internal main oscillator, see also ILO		
INL	integral nonlinearity, see also DNL		
I/O	input/output, see also GPIO, DIO, SIO, USBIO		
IPOR	initial power-on reset		
IPSR	interrupt program status register		
IRQ	interrupt request		
ITM	instrumentation trace macrocell		
LCD	liquid crystal display		
LIN	Local Interconnect Network, a communications protocol.		
LR	link register		
LUT	lookup table		
LVD	low-voltage detect, see also LVI		
LVI	low-voltage interrupt, see also HVI		
LVTTL	low-voltage transistor-transistor logic		
MAC	multiply-accumulate		
MCU	microcontroller unit		
MISO	master-in slave-out		
NC	no connect		
NMI	nonmaskable interrupt		
NRZ	non-return-to-zero		
NVIC	nested vectored interrupt controller		
NVL	nonvolatile latch, see also WOL		
opamp	operational amplifier		
PAL	programmable array logic, see also PLD		
PC	program counter		
PCB	printed circuit board		



Document Conventions

Units of Measure

Table 47. Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
dB	decibel		
fF	femto farad		
Hz	hertz		
KB	1024 bytes		
kbps	kilobits per second		
Khr	kilohour		
kHz	kilohertz		
kΩ	kilo ohm		
ksps	kilosamples per second		
LSB	least significant bit		
Mbps	megabits per second		
MHz	megahertz		
MΩ	mega-ohm		
Msps	megasamples per second		
μA	microampere		
μF	microfarad		
μH	microhenry		
μs	microsecond		
μV	microvolt		
μW	microwatt		
mA	milliampere		
ms	millisecond		
mV	millivolt		
nA	nanoampere		
ns	nanosecond		
nV	nanovolt		
Ω	ohm		
pF	picofarad		
ppm	parts per million		
ps	picosecond		
s	second		
sps	samples per second		
sqrtHz	square root of hertz		
V	volt		



Revision History

Description Title: PSoC [®] 4: PSoC 4200M Family Datasheet Programmable System-on-Chip (PSoC [®]) Document Number: 001-93963					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*B	4765455	WKA	06/03/2015	Release to web.	
*C	4815539	WKA	06/29/2015	Removed note regarding hardware handshaking in the UART Mode section. Changed max value of SID51A to 2 ms. Added "Guaranteed by characterization" note for SID65 and SID65A Updated Ordering Information. Removed the Errata section.	
*D	4828234	WKA	07/08/2015	Corrected Block Diagram	
*E	4941619	WKA	09/30/2015	Updated CapSense section. Updated the note at the end of the Pinout table. Removed Conditions for spec SID237. Updated Ordering Information.	
*F	5026805	WKA	11/25/2015	Added Comparator ULP mode range restrictions and corrected typos.	
*G	5408936	WKA	08/19/2016	Added extended industrial temperature range. Added specs SID290Q, SID182A, and SID299A. Updated conditions for SID290, SID223, and SID237. Added 44-pin TQFP package details. Updated Ordering Information.	