



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Peripherals	Brown-out Detect/Reset, Cap Sense, LCD, LVD, POR, PWM, SmartSense, WDT
Number of I/O	38
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4246azi-m443

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# PSoC 4200M Block Diagram



The PSoC 4200-M devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial\_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoC 4200-M devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4200-M family provides a level of security not possible with multi-chip application solutions or with microcontrollers. This is due to its ability to disable debug features, robust flash protection, and because it allows customer-proprietary functionality to be implemented in on-chip programmable blocks.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200-M with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200-M allows the customer to make.



#### Watchdog Timer

A watchdog timer is implemented in the clock block running from the low-frequency clock; this allows watchdog operation during Deep Sleep and generates a watchdog reset or an interrupt if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

#### Reset

The PSoC 4200M can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset to avoid complications with configuration and multiple pin functions during power-on or reconfiguration.

#### Voltage Reference

The PSoC 4200M reference system generates all internally required references. A 1% voltage reference spec is provided for the 12-bit ADC. To allow better signal-to-noise ratios (SNR) and better absolute accuracy, it is possible to add an external bypass capacitor to the internal reference using a GPIO pin or to use an external reference for the SAR.

## Analog Blocks

#### 12-bit SAR ADC

The 12-bit 1 MSample/second SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion.

The block functionality is augmented for the user by adding a reference buffer to it (trimmable to  $\pm$ 1%) and by providing the choice of three internal voltage references: V<sub>DD</sub>, V<sub>DD</sub>/2, and

V<sub>REF</sub> (nominally 1.024 V) as well as an external reference through a GPIO pin. The Sample-and-Hold (S/H) aperture is programmable allowing the gain bandwidth requirements of the amplifier driving the SAR inputs, which determine its settling time, to be relaxed if required. The system performance will be 65 dB for true 12-bit precision if appropriate references are used and system noise levels permit. To improve performance in noisy conditions, it is possible to provide an external bypass (through a fixed pin location) for the internal reference amplifier.

The SAR is connected to a fixed set of pins through an 8-input sequencer (expandable to 16 inputs). The sequencer cycles through selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps, whether it is for a single channel or distributed over several channels). The sequencer switching is effected through a state machine or through firmware-driven switching. A feature provided by the sequencer is buffering of each channel to reduce CPU interrupt service requirements. To accommodate signals with varying source impedance and frequency, it is possible to have different sample times programmable for each channel. In addition, the signal range specification through a pair of range registers (low and high range values) is implemented with a corresponding out-of-range interrupt if the digitized value exceeds the programmed range; this allows fast detection of out-of-range values without the necessity of having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software.

The SAR is able to digitize the output of the on-board temperature sensor for calibration and other temperature-dependent functions. The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 5.5 V.

#### Figure 3. SAR ADC System Diagram





#### Analog Multiplex Bus

The PSoC 4200M has two concentric analog buses (Analog Mux Bus A and Analog Mux Bus B) that circumnavigate the periphery of the chip. These buses can transport analog signals from any pin to various analog blocks (including the opamps) and to the CapSense blocks allowing, for instance, the ADC to monitor any pin on the chip. These buses are independent and can also be split into three independent sections. This allows one section to be used for CapSense purposes, one for general analog signal processing, and the third for general-purpose digital peripherals and GPIO.

#### Four Opamps

The PSoC 4200M has four opamps with comparator modes, which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the Sample-and-Hold circuit of the ADC without requiring external buffering. The opamps can operate in the Deep Sleep mode at very low power levels. The following diagram shows one of two identical opamp pairs of the opamp subsystem.

### Figure 4. Identical Opamp Pairs in Opamp Subsystem



The ovals in Figure 4 represent analog switches, which may be controlled via user firmware, the SAR sequencer, or user-defined programmable logic. The opamps (OA0 and OA1) are configurable via these switches to perform all standard opamp functions with appropriate feedback components.

The opamps (OA0 and OA1) are programmable and reconfigurable to provide standard opamp functionality via switchable feedback components, unity gain functionality for driving pins directly, or for internal use (such as buffering SAR ADC inputs as indicated in the diagram), or as true comparators.

The opamp inputs provide highly flexible connectivity and can connect directly to dedicated pins or, via the analog mux buses,

The opamps operate in Deep Sleep mode at very low currents allowing analog circuits to remain operational during Deep Sleep.

#### Temperature Sensor

The PSoC 4200M has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress-supplied software that includes calibration and linearization.

#### Low-power Comparators

The PSoC 4200M has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid meta-stability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

## **Programmable Digital**

### Universal Digital Blocks (UDBs) and Port Interfaces

The PSoC 4200M has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

## Figure 5. UDB Array





UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs. The port interface is shown in Figure 6.

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs can connect to any pin on Ports 0, 1, 2, and 3 (each port interconnect requires one UDB) through the DSI.

#### Figure 6. Port Interface



## **Fixed Function Digital**

#### Timer/Counter/PWM (TCPWM) Block

The TCPWM block uses a16-bit counter with user-programmable period length. There is a Capture register to record the count value at the time of an event (which may be an I/O event), a period register which is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals, which are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as deadband programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an overcurrent state is indicated and the PWMs driving the FETs need to be shut off immediately with no time for software intervention. The PSoC 4200M has eight TCPWM blocks.

#### Serial Communication Blocks (SCB)

The PSoC 4200M has four SCBs, which can each implement an  $I^2$ C, UART, or SPI interface.

I<sup>2</sup>C Mode: The hardware I<sup>2</sup>C block implements a full multi-master and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast Mode Plus) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EzI<sup>2</sup>C that creates a mailbox address range in the memory of the PSoC 4200M and effectively reduces I<sup>2</sup>C communication to reading from and writing to an array in memory. In

addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time. The FIFO mode is available in all channels and is very useful in the absence of DMA.

The I<sup>2</sup>C peripheral is compatible with the I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO and also supports an EzSPI mode in which data interchange is reduced to reading and writing an array in memory.

#### CAN Blocks

There are two independent CAN 2.0B blocks, which are certified CAN conformant.



Each of the pins shown in the previous table can have multiple programmable functions as shown in the following table. Column headings refer to Analog and Alternate pin functions.:

Port/Pin	Analog	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P0.0	lpcomp.in_p[0]			can[1].can_rx:0		scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]			can[1].can_tx:0		scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]					scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]					
P0.4	wco_in		scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco_out		scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6		ext_clk:0	scb[1].uart_cts:0			scb[1].spi_clk:1
P0.7			scb[1].uart_rts:0	can[1].can_tx_enb_n:0	wakeup	scb[1].spi_select0:1
P5.0	ctb1.oa0.inp	tcpwm.line[4]:2	scb[2].uart_rx:0		scb[2].i2c_scl:0	scb[2].spi_mosi:0
P5.1	ctb1.oa0.inm	tcpwm.line_compl[4]:2	scb[2].uart_tx:0		scb[2].i2c_sda:0	scb[2].spi_miso:0
P5.2	ctb1.oa0.out	tcpwm.line[5]:2	scb[2].uart_cts:0		lpcomp.comp[0]:1	scb[2].spi_clk:0
P5.3	ctb1.oa1.out	tcpwm.line_compl[5]:2	scb[2].uart_rts:0		lpcomp.comp[1]:1	scb[2].spi_select0:0
P5.4	ctb1.oa1.inm	tcpwm.line[6]:2				scb[2].spi_select1:0
P5.5	ctb1.oa1.inp	tcpwm.line_compl[6]:2				scb[2].spi_select2:0
P5.6	ctb1.oa0.inp_alt	tcpwm.line[7]:0				scb[2].spi_select3:0
P5.7	ctb1.oa1.inp_alt	tcpwm.line_compl[7]:0				
P1.0	ctb0.oa0.inp	tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0.oa0.inm	tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0.oa0.out	tcpwm.line[3]:1	scb[0].uart_cts:1			scb[0].spi_clk:1
P1.3	ctb0.oa1.out	tcpwm.line_compl[3]:1	scb[0].uart_rts:1			scb[0].spi_select0:1
P1.4	ctb0.oa1.inm	tcpwm.line[6]:1				scb[0].spi_select1:1
P1.5	ctb0.oa1.inp	tcpwm.line_compl[6]:1				scb[0].spi_select2:1
P1.6	ctb0.oa0.inp_alt	tcpwm.line[7]:1				scb[0].spi_select3:1
P1.7	ctb0.oa1.inp_alt	tcpwm.line_compl[7]:1				
P2.0	sarmux.0	tcpwm.line[4]:1			scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux.1	tcpwm.line_compl[4]:1			scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux.2	tcpwm.line[5]:1				scb[1].spi_clk:2
P2.3	sarmux.3	tcpwm.line_compl[5]:1				scb[1].spi_select0:2
P2.4	sarmux.4	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5	sarmux.5	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6	sarmux.6	tcpwm.line[1]:1				scb[1].spi_select3:1

# PSoC<sup>®</sup> 4: PSoC 4200M Family Datasheet



Port/Pin	Analog	Alt. Function 1	Alt. Function 2	Alt. Function 3	Alt. Function 4	Alt. Function 5
P2.7	sarmux.7	tcpwm.line_compl[1]:1				scb[3].spi_select0:1
P6.0		tcpwm.line[4]:0	scb[3].uart_rx:0	can[0].can_tx_enb_n:0	scb[3].i2c_scl:0	scb[3].spi_mosi:0
P6.1		tcpwm.line_compl[4]:0	scb[3].uart_tx:0	can[0].can_rx:0	scb[3].i2c_sda:0	scb[3].spi_miso:0
P6.2		tcpwm.line[5]:0	scb[3].uart_cts:0	can[0].can_tx:0		scb[3].spi_clk:0
P6.3		tcpwm.line_compl[5]:0	scb[3].uart_rts:0			scb[3].spi_select0:0
P6.4		tcpwm.line[6]:0				scb[3].spi_select1:0
P6.5		tcpwm.line_compl[6]:0				scb[3].spi_select2:0
P3.0		tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		tcpwm.line[1]:0	scb[1].uart_cts:1		swd_data	scb[1].spi_clk:0
P3.3		tcpwm.line_compl[1]:0	scb[1].uart_rts:1		swd_clk	scb[1].spi_select0:0
P3.4		tcpwm.line[2]:0				scb[1].spi_select1:0
P3.5		tcpwm.line_compl[2]:0				scb[1].spi_select2:0
P3.6		tcpwm.line[3]:0				scb[1].spi_select3:0
P3.7		tcpwm.line_compl[3]:0				
P4.0			scb[0].uart_rx:0	can[0].can_rx:1	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1			scb[0].uart_tx:0	can[0].can_tx:1	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd[0].c_mod		scb[0].uart_cts:0	can[0].can_tx_enb_n:1	lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd[0].c_sh_tank		scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0
P4.4				can[1].can_tx_enb_n:1		scb[0].spi_select1:2
P4.5				can[1].can_rx:1		scb[0].spi_select2:2
P4.6				can[1].can_tx:1		scb[0].spi_select3:2
P4.7						
P7.0		tcpwm.line[0]:2	scb[3].uart_rx:1		scb[3].i2c_scl:1	scb[3].spi_mosi:1
P7.1		tcpwm.line_compl[0]:2	scb[3].uart_tx:1		scb[3].i2c_sda:1	scb[3].spi_miso:1
P7.2		tcpwm.line[1]:2	scb[3].uart_cts:1			scb[3].spi_clk:1

#### Descriptions of the power pin functions are as follows:

**VDDD**: Power supply for both analog and digital sections (where there is no  $V_{\text{DDA}}$  pin).

**VDDA**: Analog  $V_{DD}$  pin where package pins allow; shorted to  $V_{DDD}$  otherwise. **VDDIO**: I/O pin power domain.

**VSSA:** Analog ground pin where package pins allow; shorted to VSS otherwise **VSS**: Ground pin.

VCCD: Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.



# Power

The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

The PSoC 4200M family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

## Unregulated External Supply

In this mode, the PSoC 4200M is powered by an External Power Supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4200M supplies the internal logic and the VCCD output of the PSoC 4200M must be bypassed to ground via an external Capacitor (in the range of 1 to 1.6  $\mu$ F; X5R ceramic or better).

The grounds, VSSA and VSS, must be shorted together. Bypass capacitors must be used from VDDD and VDDA to ground, typical practice for systems in this frequency range is to use a capacitor in the 1  $\mu$ F range in parallel with a smaller capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the Bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

Power Supply	Bypass Capacitors				
VDDD–VSS and VDDIO-VSS	0.1 $\mu$ F ceramic at each pin plus bulk capacitor 1 to 10 $\mu$ F.				
VDDA-VSSA	0.1 $\mu$ F ceramic at pin. Additional 1 $\mu$ F to 10 $\mu$ F bulk capacitor				
VCCD-VSS	1 $\mu$ F ceramic capacitor at the VCCD pin				
VREF–VSSA (optional)	The internal bandgap may be bypassed with a 1 $\mu$ F to 10 $\mu$ F capacitor for better ADC performance.				

## **Regulated External Supply**

In this mode, the PSoC 4200M is powered by an external power supply that must be within the range of 1.71 to 1.89 V (1.8  $\pm$ 5%); note that this range needs to include power supply ripple. VCCD and VDDD pins are shorted together and bypassed. The internal regulator is disabled in firmware.



# **Development Support**

The PSoC 4200M family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

### Documentation

A suite of documentation supports the PSoC 4200M family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide**: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets**: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes**: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual**: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

#### Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

#### Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4200M family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



# **Electrical Specifications**

## **Absolute Maximum Ratings**

## Table 1. Absolute Maximum Ratings<sup>[1]</sup>

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID1	V <sub>DD_ABS</sub>	Analog or digital supply relative to $V_{SS}$ ( $V_{SSD} = V_{SSA}$ )	-0.5	-	6	V	Absolute maximum
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to $V_{\mbox{\scriptsize SSD}}$	-0.5	-	1.95	V	Absolute maximum
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage; V <sub>DDD</sub> or V <sub>DDA</sub>	-0.5	-	V <sub>DD</sub> +0.5	V	Absolute maximum
SID4	I <sub>GPIO_ABS</sub>	Current per GPIO	-25	-	25	mA	Absolute maximum
SID5	I <sub>G-PIO_injection</sub>	GPIO injection current per pin	-0.5	-	0.5	mA	Absolute maximum
BID44	ESD_HBM	Electrostatic discharge human body model	2200	-	-	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

## **Device Level Specifications**

All specifications are valid for -40 °C  $\leq$  TA  $\leq$  105 °C and TJ  $\leq$  125 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### Table 2. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID53	V <sub>DD</sub>	Power Supply Input Voltage (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> )	1.8	-	5.5	V	With regulator enabled
SID255	V <sub>DDD</sub>	Power Supply Input Voltage unregulated	1.71	1.8	1.89	V	Internally unregulated Supply
SID54	V <sub>CCD</sub>	Output voltage (for core logic)	-	1.8	-	V	
SID55	C <sub>EFC</sub>	External Regulator voltage bypass	1	1.3	1.6	μF	X5R ceramic or better
SID56	C <sub>EXC</sub>	Power supply decoupling capacitor	-	1	-	μF	X5R ceramic or better
Active Mod	de, V <sub>DD</sub> = 1.71 V te	o 5.5 V, −40 °C to +105 °C					•
SID6	I <sub>DD1</sub>	Execute from Flash; CPU at 6 MHz	-	2.2	2.8	mA	
SID7	I <sub>DD2</sub>	Execute from Flash; CPU at 12 MHz	-	3.7	4.2	mA	
SID8	I <sub>DD3</sub>	Execute from Flash; CPU at 24 MHz	-	6.7	7.2	mA	
SID9	I <sub>DD4</sub>	Execute from Flash; CPU at 48 MHz	-	13	13.8	mA	
Sleep Mod	e, –40 °C to +105	°C					
SID21	I <sub>DD16</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on. Regulator Off.	_	1.75	2.1	mA	V <sub>DD</sub> = 1.71 to 1.89, 6 MHz
SID22	I <sub>DD17</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on.	-	1.7	2.1	mA	V <sub>DD</sub> = 1.8 to 5.5, 6 MHz
SID23	I <sub>DD18</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on. Regulator Off.	-	2.35	2.8	mA	V <sub>DD</sub> = 1.71 to 1.89, 12 MHz
SID24	I <sub>DD19</sub>	I <sup>2</sup> C wakeup, WDT, and Comparators on.	_	2.25	2.8	mA	V <sub>DD</sub> = 1.8 to 5.5, 12 MHz

#### Note

Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.



## Table 2. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions		
Deep Sleep Mode, –40 °C to + 60 °C									
SID30	I <sub>DD25</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator Off.	-	1.55	20	μA	V <sub>DD</sub> = 1.71 to 1.89		
SID31	I <sub>DD26</sub>	I <sup>2</sup> C wakeup and WDT on.	-	1.35	15	μA	V <sub>DD</sub> = 1.8 to 3.6		
SID32	I <sub>DD27</sub>	I <sup>2</sup> C wakeup and WDT on.	-	1.5	15	μA	V <sub>DD</sub> = 3.6 to 5.5		
Deep Sleep	Deep Sleep Mode, +85 °C								
SID33	I <sub>DD28</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator Off.	-	-	60	μA	V <sub>DD</sub> = 1.71 to 1.89		
SID34	I <sub>DD29</sub>	I <sup>2</sup> C wakeup and WDT on.	_	-	45	μA	V <sub>DD</sub> = 1.8 to 3.6		
SID35	I <sub>DD30</sub>	I <sup>2</sup> C wakeup and WDT on.	-	-	30	μA	V <sub>DD</sub> = 3.6 to 5.5		
Deep Sleep	o Mode, +105 °C	· · · · · · · · · · · · · · · · · · ·							
SID33Q	I <sub>DD28Q</sub>	I <sup>2</sup> C wakeup and WDT on. Regulator Off.	_	-	135	μA	V <sub>DD</sub> = 1.71 to 1.89		
SID34Q	I <sub>DD29Q</sub>	I <sup>2</sup> C wakeup and WDT on.	-	-	180	μA	V <sub>DD</sub> = 1.8 to 3.6		
SID35Q	I <sub>DD30Q</sub>	I <sup>2</sup> C wakeup and WDT on.	-	-	140	μA	V <sub>DD</sub> = 3.6 to 5.5		
Hibernate	Mode, -40 °C to +	- 60 °C			•				
SID39	I <sub>DD34</sub>	Regulator Off.	-	150	3000	nA	V <sub>DD</sub> = 1.71 to 1.89		
SID40	I <sub>DD35</sub>		_	150	1000	nA	V <sub>DD</sub> = 1.8 to 3.6		
SID41	I <sub>DD36</sub>		_	150	1100	nA	V <sub>DD</sub> = 3.6 to 5.5		
Hibernate	Mode, +85 °C								
SID42	I <sub>DD37</sub>	Regulator Off.	-	_	4500	nA	V <sub>DD</sub> = 1.71 to 1.89		
SID43	I <sub>DD38</sub>		-	-	3500	nA	V <sub>DD</sub> = 1.8 to 3.6		
SID44	I <sub>DD39</sub>		-	-	3500	nA	V <sub>DD</sub> = 3.6 to 5.5		
Hibernate	Mode, +105 °C								
SID42Q	I <sub>DD37Q</sub>	Regulator Off.	-	1	19.4	μA	V <sub>DD</sub> = 1.71 to 1.89		
SID43Q	I <sub>DD38Q</sub>		-	-	17	μA	V <sub>DD</sub> = 1.8 to 3.6		
SID44Q	I <sub>DD39Q</sub>		-	-	16	μA	V <sub>DD</sub> = 3.6 to 5.5		
Stop Mode									
SID304	I <sub>DD43A</sub>	Stop Mode current; $V_{DD}$ = 3.6 V	-	35	85	nA	T = -40 °C to +60 °C		
SID304A	I <sub>DD43B</sub>	Stop Mode current; $V_{DD}$ = 3.6 V	_	-	1450	nA	T = +85 °C		
Stop Mode	, +105 °C								
SID304Q	I <sub>DD43AQ</sub>	Stop Mode current; V <sub>DD</sub> = 3.6 V	-	-	5645	nA			
XRES curr	ent								
SID307	I <sub>DD_XR</sub>	Supply current while XRES asserted	_	2	5	mA			



### Table 3. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID48	F <sub>CPU</sub>	CPU frequency	DC	-	48	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49	T <sub>SLEEP</sub>	Wakeup from sleep mode	-	0	_	μs	Guaranteed by characterization
SID50	T <sub>DEEPSLEEP</sub>	Wakeup from Deep Sleep mode	-	_	25	μs	24 MHz IMO. Guaranteed by characterization
SID51	T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	-	-	0.7	ms	Guaranteed by characterization
SID51A	T <sub>STOP</sub>	Wakeup from Stop mode	-	-	2	ms	Guaranteed by characterization
SID52	T <sub>RESETWIDTH</sub>	External reset pulse width	1	_	_	μs	Guaranteed by characterization

GPIO

## Table 4. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID57	V <sub>IH</sub> <sup>[2]</sup>	Input voltage high threshold	0.7 × V <sub>DDD</sub>	-	-	V	CMOS Input
SID57A	IIHS	Input current when Pad > V <sub>DDIO</sub> for OVT inputs	-	_	10	μA	Per I <sup>2</sup> C Spec
SID58	V <sub>IL</sub>	Input voltage low threshold	-	-	0.3 × V <sub>DDD</sub>	V	CMOS Input
SID241	V <sub>IH</sub> <sup>[2]</sup>	LVTTL input, V <sub>DDD</sub> < 2.7 V	0.7× V <sub>DDD</sub>	-	_	V	
SID242	V <sub>IL</sub>	LVTTL input, V <sub>DDD</sub> < 2.7 V	_	_	0.3 × V <sub>DDD</sub>	V	
SID243	V <sub>IH</sub> <sup>[2]</sup>	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	-	V	
SID244	V <sub>IL</sub>	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	-	-	0.8	V	
SID59	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.6	-	-	V	I <sub>OH</sub> = 4 mA at 3-V V <sub>DDD</sub>
SID60	V <sub>OH</sub>	Output voltage high level	V <sub>DDD</sub> -0.5	-	-	V	I <sub>OH</sub> = 1 mA at 1.8-V V <sub>DDD</sub>
SID61	V <sub>OL</sub>	Output voltage low level	-	-	0.6	V	I <sub>OL</sub> = 4 mA at 1.8-V V <sub>DDD</sub>
SID62	V <sub>OL</sub>	Output voltage low level	_	-	0.6	V	I <sub>OL</sub> = 8 mA at 3-V V <sub>DDD</sub>
SID62A	V <sub>OL</sub>	Output voltage low level	-	-	0.4	V	I <sub>OL</sub> = 3 mA at 3-V V <sub>DDD</sub>
SID63	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V <sub>DDD</sub> = 3.0 V. Guaranteed by Characterization
SID65A	I <sub>IL_CTBM</sub>	Input leakage current (absolute value) for CTBM pins	-	-	4	nA	Guaranteed by Characterization
SID66	C <sub>IN</sub>	Input capacitance	-	-	7	pF	
SID67	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40	_	mV	$V_{DDD} \ge 2.7 V$

Note 2.  $V_{IH}$  must not exceed  $V_{DDD}$  + 0.2 V.



## **Analog Peripherals**

## Opamp

## Table 8. Opamp Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
	I <sub>DD</sub>	Opamp block current. No load.	_	_	-	_	
SID269	I <sub>DD_HI</sub>	Power = high	_	1100	1850	μA	
SID270	I <sub>DD_MED</sub>	Power = medium	_	550	950	μA	
SID271	I <sub>DD_LOW</sub>	Power = low	_	150	350	μA	
	GBW	Load = 20 pF, 0.1 mA. V <sub>DDA</sub> = 2.7 V	_	_	-	_	
SID272	GBW_HI	Power = high	6	-	-	MHz	
SID273	GBW_MED	Power = medium	4	_	-	MHz	
SID274	GBW_LO	Power = low	-	1	-	MHz	
	I <sub>OUT_MAX</sub>	$V_{DDA} \ge 2.7 \text{ V}, 500 \text{ mV}$ from rail	-	-	-	-	
SID275	I <sub>OUT_MAX_HI</sub>	Power = high	10	_	-	mA	
SID276	IOUT_MAX_MID	Power = medium	10	-	-	mA	
SID277	IOUT_MAX_LO	Power = low	-	5	-	mA	
	I <sub>OUT</sub>	V <sub>DDA</sub> = 1.71 V, 500 mV from rail	-	-	-	_	
SID278	I <sub>OUT_MAX_HI</sub>	Power = high	4	-	-	mA	
SID279	IOUT_MAX_MID	Power = medium	4	-	-	mA	
SID280	IOUT_MAX_LO	Power = low	-	2	-	mA	
SID281	V <sub>IN</sub>	Input voltage range	-0.05	-	VDDA - 0.2	V	Charge-pump on, $V_{DDA} \ge 2.7 V$
SID282	V <sub>CM</sub>	Input common mode voltage	-0.05	-	VDDA - 0.2	V	Charge-pump on, $V_{DDA} \ge 2.7 V$
	V <sub>OUT</sub>	$V_{DDA} \ge 2.7 V$	-	-	-		
SID283	V <sub>OUT_1</sub>	Power = high, Iload=10 mA	0.5	-	VDDA - 0.5	V	
SID284	V <sub>OUT_2</sub>	Power = high, lload=1 mA	0.2	-	VDDA - 0.2	V	
SID285	V <sub>OUT_3</sub>	Power = medium, Iload=1 mA	0.2	_	VDDA - 0.2	V	
SID286	V <sub>OUT_4</sub>	Power = low, lload=0.1mA	0.2	_	VDDA - 0.2	V	
SID288	V <sub>OS TR</sub>	Offset voltage, trimmed	1	±0.5	1	mV	High mode
SID288A	V <sub>OS TR</sub>	Offset voltage, trimmed	-	±1	-	mV	Medium mode
SID288B	V <sub>OS TR</sub>	Offset voltage, trimmed	-	±2	-	mV	Low mode
SID290	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-10	±3	10	µV/°C	High mode. T <sub>A</sub> ≤ 85 °C.
SID290Q	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	15	±3	15	µV/°C	High mode. T <sub>A</sub> ≤ 105 °C
SID290A	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-	±10	-	μV/°C	Medium mode
SID290B	V <sub>OS_DR_TR</sub>	Offset voltage drift, trimmed	-	±10	-	μV/°C	Low mode
SID291	CMRR	DC Common mode rejection ratio. High-power mode. Common Model voltage range from 0.5 V to V <sub>DDA</sub> - 0.5 V.	60	70	-	dB	V <sub>DDD</sub> = 3.6 V



## Table 8. Opamp Specifications

(Guaranteed by Characterization) (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID_DS_15	VOS_LOW_M1	Mode 1, Low current	_	5	-	mV	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_16	VOS_HI_M2	Mode 2, High current	_	5	-	mV	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_17	VOS_MED_M2	Mode 2, Medium current	-	5	-	mV	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_18	VOS_LOW_M2	Mode 2, Low current	-	5	-	mV	With trim 25 °C, 0.2 V to V <sub>DDA</sub> -1.5 V
SID_DS_19	IOUT_HI_M1	Mode 1, High current	-	10	-	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_20	IOUT_MED_M1	Mode 1, Medium current	_	10	-	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_21	IOUT_LOW_M1	Mode 1, Low current	-	4	-	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_22	IOUT_HI_M2	Mode 2, High current	-	1	_	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_23	IOUT_MED_M2	Mode 2, Medium current	-	1	-	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V
SID_DS_24	IOUT_LOW_M2	Mode 2, Low current	_	0.5	_	mA	Output is 0.5 V to V <sub>DDA</sub> -0.5 V

## Comparator

## Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID85	V <sub>OFFSET2</sub>	Input offset voltage, Common Mode voltage range from 0 to V <sub>DD</sub> -1	_	-	±4	mV	
SID85A	V <sub>OFFSET3</sub>	Input offset voltage. Ultra low-power mode ( $V_{DDD} \ge 2.2$ V for Temp < 0 °C, $V_{DDD} \ge 1.8$ V for Temp > 0 °C)	_	±12	-	mV	
SID86	V <sub>HYST</sub>	Hysteresis when enabled, Common Mode voltage range from 0 to V <sub>DD</sub> -1.	-	10	35	mV	Guaranteed by characterization
SID87	V <sub>ICM1</sub>	Input common mode voltage in normal mode	0	-	V <sub>DDD</sub> – 0.1	V	Modes 1 and 2.
SID247	V <sub>ICM2</sub>	Input common mode voltage in low power mode ( $V_{DDD} \ge 2.2 \text{ V}$ for Temp < 0 °C, $V_{DDD} \ge 1.8 \text{ V}$ for Temp > 0 °C)	0	-	V <sub>DDD</sub>	V	
SID247A	V <sub>ICM3</sub>	Input common mode voltage in ultra low power mode	0	-	V <sub>DDD</sub> – 1.15	V	
SID88	CMRR	Common mode rejection ratio	50	_	-	dB	$V_{DDD} \ge 2.7 V.$ Guaranteed by characterization
SID88A	CMRR	Common mode rejection ratio	42	_	-	dB	V <sub>DDD</sub> < 2.7 V. Guaranteed by characterization
SID89	I <sub>CMP1</sub>	Block current, normal mode	_	-	400	μA	Guaranteed by characterization



## Table 24. Fixed SPI Master mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID167	Т <sub>DMO</sub>	MOSI valid after Sclock driving edge	-	-	15	ns	
SID168	T <sub>DSI</sub>	MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used	20	-	-	ns	
SID169	Т <sub>НМО</sub>	Previous MOSI data hold time with respect to capturing edge at Slave	0	_	-	ns	

## Table 25. Fixed SPI Slave mode AC Specifications

(Guaranteed by Characterization)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID170	Т <sub>DMI</sub>	MOSI valid before Sclock capturing edge	40	-	-	ns	
SID171	T <sub>DSO</sub>	MISO valid after Sclock driving edge	-	-	42 + 3 × (1/FCPU)	ns	
SID171A	T <sub>DSO_ext</sub>	MISO valid after Sclock driving edge in Ext. Clock mode	-	-	48	ns	
SID172	T <sub>HSO</sub>	Previous MISO data hold time	0	-	-	ns	
SID172A	T <sub>SSELSCK</sub>	SSEL Valid to first SCK Valid edge	100	-	_	ns	

## Memory

## Table 26. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V <sub>PE</sub>	Erase and program voltage	1.71	-	5.5	V	

## Table 27. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T <sub>ROWWRITE</sub>	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 128 bytes
SID175	T <sub>ROWERASE</sub>	Row erase time	-	-	13	ms	
SID176	T <sub>ROWPROGRAM</sub>	Row program time after erase	-	-	7	ms	
SID178	T <sub>BULKERASE</sub>	Bulk erase time (128 KB)	-	_	35	ms	
SID179	T <sub>SECTORERASE</sub>	Sector erase time (8 KB)	-	-	15	ms	
SID180	T <sub>DEVPROG</sub>	Total device program time	-	_	15	seconds	Guaranteed by charac- terization
SID181	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	Guaranteed by charac- terization
SID182	F <sub>RET</sub>	Flash retention. $T_A \le 55 \degree$ C, 100 K P/E cycles	20	_	_	years	Guaranteed by charac- terization
SID182A		Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	Guaranteed by charac- terization
SID182B	F <sub>RETQ</sub>	Flash retention. $T_A \le 105$ °C, 10K P/E cycles, $\le$ three years at $T_A \ge 85$ °C	10	20	-	years	Guaranteed by charac- terization.



## **System Resources**

Power-on-Reset (POR) with Brown Out

## Table 28. Imprecise Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID185	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.45	V	Guaranteed by charac- terization
SID186	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	-	1.4	V	Guaranteed by charac- terization
SID187	V <sub>IPORHYST</sub>	Hysteresis	15	-	200	mV	Guaranteed by charac- terization

## Table 29. Precise Power On Reset (POR)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190	V <sub>FALLPPOR</sub>	BOD trip voltage in active and sleep modes	1.64	_	_	V	Guaranteed by charac- terization
SID192	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.4	-	-	V	Guaranteed by charac- terization

## Voltage Monitors

#### Table 30. Voltage Monitors DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID195	V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID196	V <sub>LVI2</sub>	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID197	V <sub>LVI3</sub>	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID198	V <sub>LVI4</sub>	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID199	V <sub>LVI5</sub>	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID200	V <sub>LVI6</sub>	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID201	V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID202	V <sub>LVI8</sub>	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID203	V <sub>LVI9</sub>	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID204	V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID205	V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID206	V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID207	V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID208	V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID209	V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID210	V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID211	LVI_IDD	Block current	_	_	100	μA	Guaranteed by charac- terization

## Table 31. Voltage Monitors AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID212	T <sub>MONTRIP</sub>	Voltage monitor trip time	1	-	1	μs	Guaranteed by charac- terization



Field	Description	Values	Meaning
F	Temperature Range	I	Industrial
	Temperature Mange	Q	Extended Industrial
		N/A	PSoC 4 Base Series
S	Silicon Family	L	PSoC 4 L-Series
3	Shicon Farmiy	BL	PSoC 4 BLE
		М	PSoC 4 M-Series
XYZ	Attributes Code	000-999	Code of feature set in the specific family

## Part Numbering Conventions

The part number fields are defined as follows.

	CY8C	4	Α	В	<u>C</u>	D	E	F ·	• <u>s</u>	XYZ
Cypress Prefix –									T	
Architecture –										
Family Group within Architecture –										
Speed Grade –										
Flash Capacity –										
Package Code –										
Silicon Family								-		
Attributes Code										



# Packaging

The description of the PSoC4200M package dimensions follows.

Spec ID#	Package	Description	Package Dwg #
PKG_1	68-pin QFN	68-pin QFN, 8 mm x 8 mm x 1.0 mm height with 0.4 mm pitch	001-09618
PKG_2	64-pin TQFP	64-pin TQFP, 10 mm x10 mm x 1.4 mm height with 0.5 mm pitch	51-85051
PKG_4	64-pin TQFP	64-pin TQFP, 14 mm x14 mm x 1.4 mm height with 0.8 mm pitch	51-85046
PKG_5	48-pin TQFP	48-pin TQFP, 7 mm x 7 mm x 1.4 mm height with 0.5 mm pitch	51-85135
PKG_6	44-pin TQFP	44-pin TQFP, 10 mm x 10 mm x 1.4 mm height with 0.8 mm pitch	51-85064

## Table 43. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40		100	°C
T <sub>JA</sub>	Package θ <sub>JA</sub> (68-pin QFN)		-	16.8	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (68-pin QFN)		-	2.9	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (64-pin TQFP, 0.5-mm pitch)		-	56	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (64-pin TQFP, 0.5-mm pitch)		-	19.5	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (64-pin TQFP, 0.8-mm pitch)		-	66.4	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (64-pin TQFP, 0.8-mm pitch)		-	18.2	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (48-pin TQFP, 0.5-mm pitch)		-	67.3	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (48-pin TQFP, 0.5-mm pitch)		-	30.4	-	°C/Watt
T <sub>JA</sub>	Package θ <sub>JA</sub> (44-pin TQFP, 0.8-mm pitch)		-	57	-	°C/Watt
T <sub>JC</sub>	Package θ <sub>JC</sub> (44-pin TQFP, 0.8-mm pitch)		-	25.9	-	°C/Watt

## Table 44. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All packages	260 °C	30 seconds

#### Table 45. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
All packages	MSL 3









# Acronyms

## Table 46. Acronyms Used in this Document

Acronym	Description	
abus	analog local bus	
ADC	analog-to-digital converter	
AG	analog global	
АНВ	AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an ARM data transfer bus	
ALU	arithmetic logic unit	
AMUXBUS	analog multiplexer bus	
API	application programming interface	
APSR	application program status register	
ARM®	advanced RISC machine, a CPU architecture	
ATM	automatic thump mode	
BW	bandwidth	
CAN	Controller Area Network, a communications protocol	
CMRR	common-mode rejection ratio	
CPU	central processing unit	
CRC	cyclic redundancy check, an error-checking protocol	
DAC	digital-to-analog converter, see also IDAC, VDAC	
DFB	digital filter block	
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.	
DMIPS	Dhrystone million instructions per second	
DMA	direct memory access, see also TD	
DNL	differential nonlinearity, see also INL	
DNU	do not use	
DR	port write data registers	
DSI	digital system interconnect	
DWT	data watchpoint and trace	
ECC	error correcting code	
ECO	external crystal oscillator	
EEPROM	electrically erasable programmable read-only memory	
EMI	electromagnetic interference	
EMIF	external memory interface	
EOC	end of conversion	
EOF	end of frame	
EPSR	execution program status register	
ESD	electrostatic discharge	

Table 46. Acronyms Used in this Document (continu	ied)
---	------

Acronym	Description	
ETM	embedded trace macrocell	
FIR	finite impulse response, see also IIR	
FPB	flash patch and breakpoint	
FS	full-speed	
GPIO	general-purpose input/output, applies to a PSoC pin	
HVI	high-voltage interrupt, see also LVI, LVD	
IC	integrated circuit	
IDAC	current DAC, see also DAC, VDAC	
IDE	integrated development environment	
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol	
lir	infinite impulse response, see also FIR	
ILO	internal low-speed oscillator, see also IMO	
IMO	internal main oscillator, see also ILO	
INL	integral nonlinearity, see also DNL	
I/O	input/output, see also GPIO, DIO, SIO, USBIO	
IPOR	initial power-on reset	
IPSR	interrupt program status register	
IRQ	interrupt request	
ITM	instrumentation trace macrocell	
LCD	liquid crystal display	
LIN	Local Interconnect Network, a communications protocol.	
LR	link register	
LUT	lookup table	
LVD	low-voltage detect, see also LVI	
LVI	low-voltage interrupt, see also HVI	
LVTTL	low-voltage transistor-transistor logic	
MAC	multiply-accumulate	
MCU	microcontroller unit	
MISO	master-in slave-out	
NC	no connect	
NMI	nonmaskable interrupt	
NRZ	non-return-to-zero	
NVIC	nested vectored interrupt controller	
NVL	nonvolatile latch, see also WOL	
opamp	operational amplifier	
PAL	programmable array logic, see also PLD	
PC	program counter	
РСВ	printed circuit board	



# **Revision History**

Description Title: PSoC <sup>®</sup> 4: PSoC 4200M Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-93963				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
*В	4765455	WKA	06/03/2015	Release to web.
*C	4815539	WKA	06/29/2015	Removed note regarding hardware handshaking in the UART Mode section. Changed max value of SID51A to 2 ms. Added "Guaranteed by characterization" note for SID65 and SID65A Updated Ordering Information. Removed the Errata section.
*D	4828234	WKA	07/08/2015	Corrected Block Diagram
*E	4941619	WKA	09/30/2015	Updated CapSense section. Updated the note at the end of the Pinout table. Removed Conditions for spec SID237. Updated Ordering Information.
*F	5026805	WKA	11/25/2015	Added Comparator ULP mode range restrictions and corrected typos.
*G	5408936	WKA	08/19/2016	Added extended industrial temperature range. Added specs SID290Q, SID182A, and SID299A. Updated conditions for SID290, SID223, and SID237. Added 44-pin TQFP package details. Updated Ordering Information.