



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 120MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART, USB, USB OTG  |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT   |
| Number of I/O              | 100   |
| Program Memory Size        | 1MB (1M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D 41x16b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-LQFP  |
| Supplier Device Package    | 144-LQFP (20x20)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk64fn1m0vlq12">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk64fn1m0vlq12</a> |

# Table of Contents

|       |  |    |        |  |    |
|-------|--|----|--------|--|----|
| 1     | Ratings.....   | 5  | 3.6.2  | CMP and 6-bit DAC electrical specifications.....             | 44 |
| 1.1   | Thermal handling ratings.....                        | 5  | 3.6.3  | 12-bit DAC electrical characteristics.....                   | 46 |
| 1.2   | Moisture handling ratings.....                       | 5  | 3.6.4  | Voltage reference electrical specifications.....             | 49 |
| 1.3   | ESD handling ratings.....                            | 5  | 3.7    | Timers.....  | 50 |
| 1.4   | Voltage and current operating ratings.....           | 5  | 3.8    | Communication interfaces.....                                | 50 |
| 2     | General.....   | 6  | 3.8.1  | Ethernet switching specifications.....                       | 51 |
| 2.1   | AC electrical characteristics.....                   | 6  | 3.8.2  | USB electrical specifications.....                           | 53 |
| 2.2   | Nonswitching electrical specifications.....          | 6  | 3.8.3  | USB DCD electrical specifications.....                       | 53 |
| 2.2.1 | Voltage and current operating requirements.....      | 6  | 3.8.4  | USB VREG electrical specifications.....                      | 54 |
| 2.2.2 | LVD and POR operating requirements.....              | 8  | 3.8.5  | CAN switching specifications.....                            | 54 |
| 2.2.3 | Voltage and current operating behaviors.....         | 8  | 3.8.6  | DSPI switching specifications (limited voltage range).....   | 55 |
| 2.2.4 | Power mode transition operating behaviors.....       | 10 | 3.8.7  | DSPI switching specifications (full voltage range).....      | 56 |
| 2.2.5 | Power consumption operating behaviors.....           | 11 | 3.8.8  | Inter-Integrated Circuit Interface (I2C) timing....          | 58 |
| 2.2.6 | EMC radiated emissions operating behaviors...        | 16 | 3.8.9  | UART switching specifications.....                           | 60 |
| 2.2.7 | Designing with radiated emissions in mind.....       | 17 | 3.8.10 | SDHC specifications.....                                     | 60 |
| 2.2.8 | Capacitance attributes.....                          | 17 | 3.8.11 | I2S switching specifications.....                            | 61 |
| 2.3   | Switching specifications.....                        | 17 | 4      | Dimensions.....  | 67 |
| 2.3.1 | Device clock specifications.....                     | 17 | 4.1    | Obtaining package dimensions.....                            | 67 |
| 2.3.2 | General switching specifications.....                | 18 | 5      | Pinout.....  | 67 |
| 2.4   | Thermal specifications.....                          | 19 | 5.1    | K64 Signal Multiplexing and Pin Assignments.....             | 67 |
| 2.4.1 | Thermal operating requirements.....                  | 19 | 5.2    | Unused analog interfaces.....                                | 75 |
| 2.4.2 | Thermal attributes.....                              | 20 | 5.3    | K64 Pinouts.....   | 76 |
| 3     | Peripheral operating requirements and behaviors..... | 21 | 6      | Ordering parts.....  | 81 |
| 3.1   | Core modules.....                                    | 21 | 6.1    | Determining valid orderable parts.....                       | 81 |
| 3.1.1 | Debug trace timing specifications.....               | 21 | 7      | Part identification.....                                     | 82 |
| 3.1.2 | JTAG electricals.....                                | 22 | 7.1    | Description.....   | 82 |
| 3.2   | System modules.....                                  | 25 | 7.2    | Format.....  | 82 |
| 3.3   | Clock modules.....                                   | 25 | 7.3    | Fields.....  | 82 |
| 3.3.1 | MCG specifications.....                              | 25 | 7.4    | Example.....   | 83 |
| 3.3.2 | IRC48M specifications.....                           | 27 | 8      | Terminology and guidelines.....                              | 83 |
| 3.3.3 | Oscillator electrical specifications.....            | 28 | 8.1    | Definitions.....   | 83 |
| 3.3.4 | 32 kHz oscillator electrical characteristics.....    | 30 | 8.2    | Examples.....  | 84 |
| 3.4   | Memories and memory interfaces.....                  | 31 | 8.3    | Typical-value conditions.....                                | 84 |
| 3.4.1 | Flash (FTFE) electrical specifications.....          | 31 | 8.4    | Relationship between ratings and operating requirements..... | 85 |
| 3.4.2 | EzPort switching specifications.....                 | 36 | 8.5    | Guidelines for ratings and operating requirements.....       | 85 |
| 3.4.3 | Flexbus switching specifications.....                | 36 | 9      | Revision History.....  | 86 |
| 3.5   | Security and integrity modules.....                  | 39 |        |  |    |
| 3.6   | Analog.....  | 39 |        |  |    |
| 3.6.1 | ADC electrical specifications.....                   | 40 |        |  |    |

**Table 6. Power consumption operating behaviors (continued)**

| Symbol               | Description   | Min. | Typ. | Max. | Unit | Notes |
|----------------------|---|------|------|------|------|-------|
| I <sub>DD_VBAT</sub> | Average current when CPU is not accessing RTC registers |      |      |      |      | 10    |
|                      | • @ 1.8 V   |      |      |      |      |       |
|                      | • @ -40 to 25°C   | —    | 0.59 | 0.70 | μA   |       |
|                      | • @ 70°C  | —    | 1.0  | 1.30 | μA   |       |
|                      | • @ 105°C   | —    | 3.0  | 4.42 | μA   |       |
|                      | • @ 3.0 V   |      |      |      |      |       |
|                      | • @ -40 to 25°C   | —    | 0.71 | 0.84 | μA   |       |
| • @ 70°C             | —   | 1.22 | 1.59 | μA   |      |       |
| • @ 105°C            | —   | 3.5  | 5.15 | μA   |      |       |

- The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 120 MHz core and system clock, 60 MHz bus, 30 MHz FlexBus clock, and 20 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
- 120 MHz core and system clock, 60 MHz bus clock, 30 MHz Flexbus clock, and 20 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
- Max values are measured with CPU executing DSP instructions.
- 25 MHz core and system clock, 25 MHz bus clock, and 25 MHz FlexBus and flash clock. MCG configured for FEI mode.
- 4 MHz core, system, FlexBus, and bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 4 MHz core, system, FlexBus, and bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 4 MHz core, system, FlexBus, and bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- Data reflects devices with 256 KB of RAM.
- Includes 32kHz oscillator current and RTC operation.

**Table 7. Low power mode peripheral adders — typical value**

| Symbol                     | Description  | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|--|------------------|-----|-----|-----|-----|-----|------|
|                            |  | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>IREFSTEN4MHZ</sub>  | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled. | 56               | 56  | 56  | 56  | 56  | 56  | μA   |
| I <sub>IREFSTEN32KHZ</sub> | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.   | 52               | 52  | 52  | 52  | 52  | 52  | μA   |
| I <sub>EREFSTEN4MHZ</sub>  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.       | 206              | 228 | 237 | 245 | 251 | 258 | uA   |
| I <sub>EREFSTEN32KHZ</sub> | External 32 kHz crystal clock adder by means of the OSC0_CR[IREFSTEN and EREFSTEN] bits. Measured by       |                  |     |     |     |     |     |      |

Table continues on the next page...


**Table 7. Low power mode peripheral adders — typical value (continued)**

| Symbol              | Description  | Temperature (°C) |     |     |     |     |     | Unit |
|---------------------|--|------------------|-----|-----|-----|-----|-----|------|
|                     |  | -40              | 25  | 50  | 70  | 85  | 105 |      |
|                     | entering all modes with the crystal enabled.   | 440              | 490 | 540 | 560 | 570 | 580 | nA   |
|                     | VLLS1  | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                     | VLLS3  | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                     | LLS  | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                     | VLPS   | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                     | STOP   |                  |     |     |     |     |     |      |
| I <sub>48MIRC</sub> | 48 Mhz internal reference clock  | 350              | 350 | 350 | 350 | 350 | 350 | μA   |
| I <sub>CMP</sub>    | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.  | 22               | 22  | 22  | 22  | 22  | 22  | μA   |
| I <sub>RTC</sub>    | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption. | 432              | 357 | 388 | 475 | 532 | 810 | nA   |
| I <sub>UART</sub>   | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.  |                  |     |     |     |     |     |      |
|                     | MCGIRCLK (4 MHz internal reference clock)  | 66               | 66  | 66  | 66  | 66  | 66  | μA   |
|                     | OSCERCLK (4 MHz external crystal)  | 214              | 237 | 246 | 254 | 260 | 268 |      |
| I <sub>BG</sub>     | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.   | 45               | 45  | 45  | 45  | 45  | 45  | μA   |
| I <sub>ADC</sub>    | ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.           | 42               | 42  | 42  | 42  | 42  | 42  | μA   |

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE



**Figure 3. Run mode supply current vs. core frequency**

*Wideband TEM Cell Method.* Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

2.  $V_{DD} = 3.3\text{ V}$ ,  $T_A = 25\text{ °C}$ ,  $f_{OSC} = 12\text{ MHz}$  (crystal),  $f_{SYS} = 96\text{ MHz}$ ,  $f_{BUS} = 48\text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.nxp.com](http://www.nxp.com).
2. Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

Table 9. Capacitance attributes

| Symbol      | Description                     | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| $C_{IN\_A}$ | Input capacitance: analog pins  | —    | 7    | pF   |
| $C_{IN\_D}$ | Input capacitance: digital pins | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 10. Device clock specifications

| Symbol          | Description  | Min. | Max. | Unit | Notes |
|-----------------|--|------|------|------|-------|
| Normal run mode |  |      |      |      |       |
| $f_{SYS}$       | System and core clock                                  | —    | 120  | MHz  |       |
|                 | System and core clock when Full Speed USB in operation | 20   | —    | MHz  |       |
| $f_{ENET}$      | System and core clock when ethernet in operation       |      |      | MHz  |       |
|                 | • 10 Mbps  | 5    | —    |      |       |
|                 | • 100 Mbps   | 50   | —    |      |       |
| $f_{BUS}$       | Bus clock  | —    | 60   | MHz  |       |
| FB_CLK          | FlexBus clock  | —    | 50   | MHz  |       |
| $f_{FLASH}$     | Flash clock  | —    | 25   | MHz  |       |

Table continues on the next page...

Peripheral operating requirements and behaviors




Figure 8. Boundary scan (JTAG) timing




Figure 9. Test Access Port timing

**Table 17. MCG specifications (continued)**

| Symbol          | Description   | Min.       | Typ. | Max.  | Unit | Notes |
|-----------------|---|------------|------|---|------|-------|
|                 | <ul style="list-style-type: none"> <li><math>f_{vco} = 48 \text{ MHz}</math></li> <li><math>f_{vco} = 120 \text{ MHz}</math></li> </ul> | —          | 1350 | —   | ps   |       |
|                 |   | —          | 600  | —   | ps   |       |
| $D_{lock}$      | Lock entry frequency tolerance  | $\pm 1.49$ | —    | $\pm 2.98$                                  | %    |       |
| $D_{unl}$       | Lock exit frequency tolerance   | $\pm 4.47$ | —    | $\pm 5.97$                                  | %    |       |
| $t_{pll\_lock}$ | Lock detector detection time  | —          | —    | $150 \times 10^{-6} + 1075(1/f_{pll\_ref})$ | s    | 10    |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2.  $2 \text{ V} \leq VDD \leq 3.6 \text{ V}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

**Table 18. IRC48M specifications**

| Symbol                      | Description  | Min. | Typ.      | Max.      | Unit           | Notes |
|-----------------------------|--|------|-----------|-----------|----------------|-------|
| $V_{DD}$                    | Supply voltage   | 1.71 | —         | 3.6       | V              |       |
| $I_{DD48M}$                 | Supply current   | —    | 400       | 500       | $\mu\text{A}$  |       |
| $f_{irc48m}$                | Internal reference frequency   | —    | 48        | —         | MHz            |       |
| $\Delta f_{irc48m\_ol\_lv}$ | Open loop total deviation of IRC48M frequency at low voltage ( $VDD=1.71\text{V}-1.89\text{V}$ ) over full temperature <ul style="list-style-type: none"> <li>Regulator disable (USB_CLK_RECOVER_IRC_EN[REG_EN]=0)</li> <li>Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)</li> </ul> | —    | $\pm 0.5$ | $\pm 1.5$ | $\%f_{irc48m}$ | 1     |
| $\Delta f_{irc48m\_ol\_hv}$ | Open loop total deviation of IRC48M frequency at high voltage ( $VDD=1.89\text{V}-3.6\text{V}$ ) over full temperature <ul style="list-style-type: none"> <li>Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)</li> </ul>   | —    | $\pm 0.5$ | $\pm 1.5$ | $\%f_{irc48m}$ | 1     |

Table continues on the next page...

### 3.4.2 EzPort switching specifications

Table 27. EzPort switching specifications

| Num  | Description  | Min.                   | Max.        | Unit |
|------|--|------------------------|-------------|------|
|      | Operating voltage  | 1.71                   | 3.6         | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ)             | —                      | $f_{SYS}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)                         | —                      | $f_{SYS}/8$ | MHz  |
| EP2  | $\overline{EZP\_CS}$ negation to next $\overline{EZP\_CS}$ assertion | $2 \times t_{EZP\_CK}$ | —           | ns   |
| EP3  | $\overline{EZP\_CS}$ input valid to EZP_CK high (setup)              | 5                      | —           | ns   |
| EP4  | EZP_CK high to $\overline{EZP\_CS}$ input invalid (hold)             | 5                      | —           | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                             | 2                      | —           | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                            | 5                      | —           | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                                     | —                      | 18          | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                            | 0                      | —           | ns   |
| EP9  | $\overline{EZP\_CS}$ negation to EZP_Q tri-state                     | —                      | 12          | ns   |




Figure 12. EzPort Timing Diagram

### 3.8.1 Ethernet switching specifications


The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

#### 3.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.


**Table 39. MII signal switching specifications**

| Symbol | Description                           | Min. | Max. | Unit         |
|--------|---------------------------------------|------|------|--------------|
| —      | RXCLK frequency                       | —    | 25   | MHz          |
| MII1   | RXCLK pulse width high                | 35%  | 65%  | RXCLK period |
| MII2   | RXCLK pulse width low                 | 35%  | 65%  | RXCLK period |
| MII3   | RXD[3:0], RXDV, RXER to RXCLK setup   | 5    | —    | ns           |
| MII4   | RXCLK to RXD[3:0], RXDV, RXER hold    | 5    | —    | ns           |
| —      | TXCLK frequency                       | —    | 25   | MHz          |
| MII5   | TXCLK pulse width high                | 35%  | 65%  | TXCLK period |
| MII6   | TXCLK pulse width low                 | 35%  | 65%  | TXCLK period |
| MII7   | TXCLK to TXD[3:0], TXEN, TXER invalid | 2    | —    | ns           |
| MII8   | TXCLK to TXD[3:0], TXEN, TXER valid   | —    | 25   | ns           |



**Figure 22. RMI/MII transmit signal timing diagram**

## Peripheral operating requirements and behaviors



**Figure 23. RMIIMII receive signal timing diagram**

### 3.8.1.2 RMIIMII signal switching specifications

The following timing specs meet the requirements for RMIIMII style interfaces for a range of transceiver devices.

**Table 40. RMIIMII signal switching specifications**

| Num      | Description                                       | Min. | Max. | Unit               |
|----------|---|------|------|--------------------|
| —        | EXTAL frequency (RMIIMII input clock RMIIMII_CLK) | —    | 50   | MHz                |
| RMIIMII1 | RMIIMII_CLK pulse width high                      | 35%  | 65%  | RMIIMII_CLK period |
| RMIIMII2 | RMIIMII_CLK pulse width low                       | 35%  | 65%  | RMIIMII_CLK period |
| RMIIMII3 | RXD[1:0], CRS_DV, RXER to RMIIMII_CLK setup       | 4    | —    | ns                 |
| RMIIMII4 | RMIIMII_CLK to RXD[1:0], CRS_DV, RXER hold        | 2    | —    | ns                 |
| RMIIMII7 | RMIIMII_CLK to TXD[1:0], TXEN invalid             | 4    | —    | ns                 |
| RMIIMII8 | RMIIMII_CLK to TXD[1:0], TXEN valid               | —    | 15   | ns                 |

### 3.8.1.3 MDIO serial management timing specifications

**Table 41. MDIO serial management channel signal timing**

| Num | Characteristic             | Symbol    | Min | Max | Unit        |
|-----|----------------------------|-----------|-----|-----|-------------|
| E10 | MDC cycle time             | $t_{MDC}$ | 400 | —   | ns          |
| E11 | MDC pulse width            |           | 40  | 60  | % $t_{MDC}$ |
| E12 | MDC to MDIO output valid   |           | —   | 375 | ns          |
| E13 | MDC to MDIO output invalid |           | 25  | —   | ns          |
| E14 | MDIO input to MDC setup    |           | 10  | —   | ns          |
| E15 | MDIO input to MDC hold     |           | 0   | —   | ns          |


### 3.8.6 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 44. Master mode DSPI timing (limited voltage range)**

| Num | Description                                     | Min.                            | Max.                     | Unit | Notes |
|-----|---|---------------------------------|--------------------------|------|-------|
|     | Operating voltage                               | 2.7                             | 3.6                      | V    |       |
|     | Frequency of operation                          | —                               | 30                       | MHz  |       |
| DS1 | DSPI_SCK output cycle time                      | $2 \times t_{\text{BUS}}$       | —                        | ns   |       |
| DS2 | DSPI_SCK output high/low time                   | $(t_{\text{SCK}}/2) - 2$        | $(t_{\text{SCK}}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                               | 8.5                      | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | -2                              | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 15                              | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                               | —                        | ns   |       |

1. The delay is programmable in SPI<sub>x</sub>\_CTAR<sub>n</sub>[PSSCK] and SPI<sub>x</sub>\_CTAR<sub>n</sub>[CSSCK].
2. The delay is programmable in SPI<sub>x</sub>\_CTAR<sub>n</sub>[PASC] and SPI<sub>x</sub>\_CTAR<sub>n</sub>[ASC].




**Figure 25. DSPI classic SPI timing — master mode**

**Table 45. Slave mode DSPI timing (limited voltage range)**

| Num  | Description  | Min.               | Max.              | Unit |
|------|--|--------------------|-------------------|------|
|      | Operating voltage                                      | 2.7                | 3.6               | V    |
|      | Frequency of operation                                 |                    | 15 <sup>1</sup>   | MHz  |
| DS9  | DSPI_SCK input cycle time                              | $4 \times t_{BUS}$ | —                 | ns   |
| DS10 | DSPI_SCK input high/low time                           | $(t_{SCK}/2) - 2$  | $(t_{SCK}/2) + 2$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid                            | —                  | 10                | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid                          | 0                  | —                 | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup                       | 2                  | —                 | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold                        | 7                  | —                 | ns   |
| DS15 | $\overline{DSPI\_SS}$ active to DSPI_SOUT driven       | —                  | 14                | ns   |
| DS16 | $\overline{DSPI\_SS}$ inactive to DSPI_SOUT not driven | —                  | 14                | ns   |

1. The maximum operating frequency is measured with non-continuous CS and SCK. When DSPI is configured with continuous CS and SCK, there is a constraint that SPI clock should not be greater than 1/6 of bus clock, for example, when bus clock is 60MHz, SPI clock should not be greater than 10MHz



**Figure 26. DSPI classic SPI timing — slave mode**


### 3.8.7 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 46. Master mode DSPI timing (full voltage range)**

| Num | Description                                     | Min.                            | Max.                     | Unit | Notes |
|-----|---|---------------------------------|--------------------------|------|-------|
|     | Operating voltage                               | 1.71                            | 3.6                      | V    | 1     |
|     | Frequency of operation                          | —                               | 15                       | MHz  |       |
| DS1 | DSPI_SCK output cycle time                      | $4 \times t_{\text{BUS}}$       | —                        | ns   |       |
| DS2 | DSPI_SCK output high/low time                   | $(t_{\text{SCK}/2}) - 4$        | $(t_{\text{SCK}/2}) + 4$ | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{\text{BUS}} \times 2) - 4$ | —                        | ns   | 2     |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{\text{BUS}} \times 2) - 4$ | —                        | ns   | 3     |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                               | 10                       | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | -4.5                            | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 21                              | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                               | —                        | ns   |       |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPI<sub>x</sub>\_CTARn[PSSCK] and SPI<sub>x</sub>\_CTARn[CSSCK].
3. The delay is programmable in SPI<sub>x</sub>\_CTARn[PASC] and SPI<sub>x</sub>\_CTARn[ASC].



**Figure 27. DSPI classic SPI timing — master mode**


**Table 47. Slave mode DSPI timing (full voltage range)**

| Num | Description       | Min. | Max. | Unit |
|-----|-------------------|------|------|------|
|     | Operating voltage | 1.71 | 3.6  | V    |

*Table continues on the next page...*

**Table 47. Slave mode DSPI timing (full voltage range) (continued)**

| Num  | Description  | Min.               | Max.              | Unit |
|------|--|--------------------|-------------------|------|
|      | Frequency of operation                                 | —                  | 7.5               | MHz  |
| DS9  | DSPI_SCK input cycle time                              | $8 \times t_{BUS}$ | —                 | ns   |
| DS10 | DSPI_SCK input high/low time                           | $(t_{SCK}/2) - 4$  | $(t_{SCK}/2) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid                            | —                  | 23.5              | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid                          | 0                  | —                 | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup                       | 4                  | —                 | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold                        | 7                  | —                 | ns   |
| DS15 | $\overline{DSPI\_SS}$ active to DSPI_SOUT driven       | —                  | 21                | ns   |
| DS16 | $\overline{DSPI\_SS}$ inactive to DSPI_SOUT not driven | —                  | 19                | ns   |



**Figure 28. DSPI classic SPI timing — slave mode**


### 3.8.8 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing

**Table 48. I<sup>2</sup>C timing**

| Characteristic   | Symbol        | Standard Mode  |                   | Fast Mode      |                  | Unit    |
|--|---------------|----------------|-------------------|----------------|------------------|---------|
|  |               | Minimum        | Maximum           | Minimum        | Maximum          |         |
| SCL Clock Frequency  | $f_{SCL}$     | 0              | 100               | 0              | 400 <sup>1</sup> | kHz     |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | $t_{HD}; STA$ | 4              | —                 | 0.6            | —                | $\mu s$ |
| LOW period of the SCL clock  | $t_{LOW}$     | 4.7            | —                 | 1.25           | —                | $\mu s$ |
| HIGH period of the SCL clock   | $t_{HIGH}$    | 4              | —                 | 0.6            | —                | $\mu s$ |
| Set-up time for a repeated START condition   | $t_{SU}; STA$ | 4.7            | —                 | 0.6            | —                | $\mu s$ |
| Data hold time for I <sup>2</sup> C bus devices  | $t_{HD}; DAT$ | 0 <sup>2</sup> | 3.45 <sup>3</sup> | 0 <sup>4</sup> | 0.9 <sup>2</sup> | $\mu s$ |

Table continues on the next page...

## Peripheral operating requirements and behaviors



**Figure 33. I2S/SAI timing — master modes**

**Table 54. I2S/SAI slave mode timing**

| Num. | Characteristic   | Min. | Max. | Unit        |
|------|--|------|------|-------------|
|      | Operating voltage  | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 7    | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 25.5 | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 3    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 5.8  | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 25   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 34. I2S/SAI timing — slave modes

### 3.8.11.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 55. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic  | Min. | Max. | Unit        |
|------|---|------|------|-------------|
|      | Operating voltage   | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time   | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                                     | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 250  | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    |      | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 45   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after<br>I2S_RX_BCLK                 | 0    | —    | ns          |

| 144 QFP | 144 MAP BGA | 100 LQFP | Pin Name  | Default   | ALT0              | ALT1      | ALT2                        | ALT3            | ALT4                             | ALT5      | ALT6      | ALT7 | ALT8     | ALT9 |
|---------|-------------|----------|-----------|-----------|-------------------|-----------|-----------------------------|-----------------|----------------------------------|-----------|-----------|------|----------|------|
|         |             |          |           |           |                   |           |                             |                 | 8_BLS23_16_b                     |           |           |      |          |      |
| 126     | B5          | —        | DISABLED  |           | PTC19             |           | UART3_CTS_b                 | ENET0_1588_TMR3 | FB_CS3_b/<br>FB_BE7_0_BLS31_24_b | FB_TA_b   |           |      |          |      |
| 127     | A5          | 93       | DISABLED  |           | PTD0/<br>LLWU_P12 | SPI0_PCS0 | UART2_RTS_b                 | FTM3_CH0        | FB_ALE/<br>FB_CS1_b/<br>FB_TS_b  |           |           |      | LLWU_P12 |      |
| 128     | D4          | 94       | ADC0_SE5b | ADC0_SE5b | PTD1              | SPI0_SCK  | UART2_CTS_b                 | FTM3_CH1        | FB_CS0_b                         |           |           |      |          |      |
| 129     | C4          | 95       | DISABLED  |           | PTD2/<br>LLWU_P13 | SPI0_SOUT | UART2_RX                    | FTM3_CH2        | FB_AD4                           |           | I2C0_SCL  |      | LLWU_P13 |      |
| 130     | B4          | 96       | DISABLED  |           | PTD3              | SPI0_SIN  | UART2_TX                    | FTM3_CH3        | FB_AD3                           |           | I2C0_SDA  |      |          |      |
| 131     | A4          | 97       | DISABLED  |           | PTD4/<br>LLWU_P14 | SPI0_PCS1 | UART0_RTS_b                 | FTM0_CH4        | FB_AD2                           | EWM_IN    | SPI1_PCS0 |      | LLWU_P14 |      |
| 132     | A3          | 98       | ADC0_SE6b | ADC0_SE6b | PTD5              | SPI0_PCS2 | UART0_CTS_b/<br>UART0_COL_b | FTM0_CH5        | FB_AD1                           | EWM_OUT_b | SPI1_SCK  |      |          |      |
| 133     | A2          | 99       | ADC0_SE7b | ADC0_SE7b | PTD6/<br>LLWU_P15 | SPI0_PCS3 | UART0_RX                    | FTM0_CH6        | FB_AD0                           | FTM0_FLT0 | SPI1_SOUT |      | LLWU_P15 |      |
| 134     | M10         | —        | VSS       | VSS       |                   |           |                             |                 |                                  |           |           |      |          |      |
| 135     | F8          | —        | VDD       | VDD       |                   |           |                             |                 |                                  |           |           |      |          |      |

## 5.2 Unused analog interfaces

Table 57. Unused analog interfaces


| Module name      | Pins  | Recommendation if unused  |
|------------------|---|---|
| ADC              | ADC0_DP1, ADC0_DM1, ADC1_DP1, ADC1_DM1, ADC0_DP0/ADC1_DP3, ADC0_DM0/ADC1_DM3, ADC1_DP0/ADC0_DP3, ADC1_DM0/ADC0_DM3, ADC1_SE16/ADC0_SE22, ADC0_SE16/ADC0_SE21, ADC1_SE18 | Ground  |
| DAC <sup>1</sup> | DAC0_OUT, DAC1_OUT  | Float   |
| USB              | VREGIN, USB0_GND, VOUT33 <sup>2</sup>   | Connect VREGIN and VOUT33 together and tie to ground through a 10 kΩ resistor. Do not tie directly to ground, as this causes a latch-up risk. |
|                  | USB0_DM, USB0_DP  | Float   |

1. Unused DAC signals do not apply to all parts. See the [Pinout](#) section for details.
2. USB0\_VBUS and USB0\_GND are board level signals

## 5.3 K64 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

# Pinout



**Figure 40. 100 LQFP Pinout Diagram**

## Terminology and guidelines

| Term                  | Definition  |
|-----------------------|---|
|                       | <ul style="list-style-type: none"> <li>• <i>Operating ratings</i> apply during operation of the chip.</li> <li>• <i>Handling ratings</i> apply when the chip is not powered.</li> </ul> <p><b>NOTE:</b> The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.</p>   |
| Operating requirement | A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip   |
| Operating behavior    | A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions  |
| Typical value         | <p>A specified value for a technical characteristic that:</p> <ul style="list-style-type: none"> <li>• Lies within the range of values specified by the operating behavior</li> <li>• Is representative of that characteristic during operation when you meet the <a href="#">typical-value conditions</a> or other specified conditions</li> </ul> <p><b>NOTE:</b> Typical values are provided as design guidelines and are neither tested nor guaranteed.</p> |

## 8.2 Examples

*Operating rating:*

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

*Operating requirement:*

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

*Operating behavior that includes a typical value:*

| Symbol          | Description                              | Min. | Typ. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | μA   |