

Welcome to [E-XFL.COM](#)


### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	26
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc11u24fhi33-301">https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc11u24fhi33-301</a>





## 6.2 Pin description

Table 3 shows all pins and their assigned digital or analog functions in order of the GPIO port number. The default function after reset is listed first. All port pins have internal pull-up resistors enabled after reset except for the true open-drain pins PIO0\_4 and PIO0\_5.

Every port pin has a corresponding IOCON register for programming the digital or analog function, the pull-up/pull-down configuration, the repeater, and the open-drain modes.

The USART, counter/timer, and SSP functions are available on more than one port pin.

Table 3. Pin description

Symbol	Pin HVQFN33	Pin TFBGA48	Pin LQFP48	Pin LQFP64	Reset state [1]	Type	Description
RESET/PIO0_0	2	C1	3	4	[2] I; PU	I	<p><b>RESET</b> — External reset input with 20 ns glitch filter. A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. This pin also serves as the debug select input. LOW level selects the JTAG boundary scan. HIGH level selects the ARM SWD debug mode.</p> <p>In deep power-down mode, this pin must be pulled HIGH externally. The RESET pin can be left unconnected or be used as a GPIO pin if an external RESET function is not needed and Deep power-down mode is not used.</p>
PIO0_1/CLKOUT/ CT32B0_MAT2/ USB_FTOGGLE	3	C2	4	5	[3] I; PU	I/O	<b>PIO0_0</b> — General purpose digital input/output pin.
						O	<b>PIO0_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler or the USB device enumeration.
						O	<b>CLKOUT</b> — Clockout pin.
						O	<b>CT32B0_MAT2</b> — Match output 2 for 32-bit timer 0.
PIO0_2/SSEL0/ CT16B0_CAP0	8	F1	10	13	[3] I; PU	I/O	<b>USB_FTOGGLE</b> — USB 1 ms Start-of-Frame signal.
						I/O	<b>PIO0_2</b> — General purpose digital input/output pin.
						I	<b>SSEL0</b> — Slave select for SSP0.
PIO0_3/USB_VBUS	9	H2	14	19	[3] I; PU	I/O	<b>CT16B0_CAP0</b> — Capture input 0 for 16-bit timer 0.
						I	<b>PIO0_3</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the ISP command handler. A HIGH level during reset starts the USB device enumeration.
PIO0_4/SCL	10	G3	15	20	[4] I; IA	I/O	<b>USB_VBUS</b> — Monitors the presence of USB bus power.
						I/O	<b>PIO0_4</b> — General purpose digital input/output pin (open-drain).
							<b>SCL</b> — I <sup>2</sup> C-bus clock input/output (open-drain). High-current sink only if I <sup>2</sup> C Fast-mode Plus is selected in the I/O configuration register.

Table 3. Pin description

Symbol	Pin HVQFN33	Pin TFBGA48	Pin LQFP48	Pin LQFP64	Reset state [1]	Type	Description
PIO1_31	-	-	25	- [3]	I; PU	I/O	<b>PIO1_31</b> — General purpose digital input/output pin.
USB_DM	13	G5	19	25 [7]	F	-	<b>USB_DM</b> — USB bidirectional D– line.
USB_DP	14	H5	20	26 [7]	F	-	<b>USB_DP</b> — USB bidirectional D+ line.
XTALIN	4	D1	6	8 [8]	-	-	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	5	E1	7	9 [8]	-	-	Output from the oscillator amplifier.
V <sub>DD</sub>	6; 29	B4; E2	8; 44	10; 33; 48; 58	-	-	Supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
V <sub>SS</sub>	33	B5; D2	5; 41	7; 54	-	-	Ground.

- [1] Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled; IA = inactive, no pull-up/down enabled; F = floating; If the pins are not used, tie floating pins to ground or power to minimize power consumption.
- [2] 5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 32 for the reset pad configuration.
- [3] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 31).
- [4] I<sup>2</sup>C-bus pin compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode, I<sup>2</sup>C Fast-mode, and I<sup>2</sup>C Fast-mode Plus. The pin requires an external pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I<sup>2</sup>C lines. Open-drain configuration applies to all functions on this pin.
- [5] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 31); includes high-current output driver.
- [6] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 31); includes digital input glitch filter.
- [7] Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode only). This pad is not 5 V tolerant.
- [8] When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). Leave XTALOUT floating.

## 7. Functional description

### 7.1 On-chip flash programming memory

The LPC11U2x contain 24 kB or 32 kB on-chip flash program memory. The flash can be programmed using In-System Programming (ISP) or In-Application Programming (IAP) via the on-chip boot loader software.

### 7.2 EEPROM

The LPC11U2x contain 1 kB, 2 kB, or 4 kB of on-chip byte-erasable and byte-programmable EEPROM data memory. The EEPROM can be programmed using In-Application Programming (IAP) via the on-chip boot loader software.

### 7.8.1 Features

- GPIO pins can be configured as input or output by software.
- All GPIO pins default to inputs with interrupt disabled at reset.
- Pin registers allow pins to be sensed and set individually.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request.
- Any pin or pins in each port can trigger a port interrupt.

## 7.9 USB interface

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The host controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot-plugging and dynamic configuration of the devices. The host controller initiates all transactions.

The LPC11U2x USB interface consists of a full-speed device controller with on-chip PHY (PHYsical layer) for device functions.

**Remark:** Configure the LPC11U2x in default power mode with the power profiles before using the USB (see [Section 7.17.5.1](#)). Do not use the USB with the part in performance, efficiency, or low-power mode.

### 7.9.1 Full-speed USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host controller. It consists of a register interface, serial interface engine, and endpoint buffer memory. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. If enabled, an interrupt is generated.

#### 7.9.1.1 Features

- Dedicated USB PLL available.
- Fully compliant with *USB 2.0 specification (full speed)*.
- Supports 10 physical (5 logical) endpoints including one control endpoint.
- Single and double buffering supported.
- Each non-control endpoint supports bulk, interrupt, or isochronous endpoint types.
- Supports wake-up from Deep-sleep mode and Power-down mode on USB activity and remote wake-up.
- Supports SoftConnect.

## 7.10 USART

The LPC11U2x contains one USART.

The USART includes full modem control, support for synchronous mode, and a smart card interface. The RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

### 7.12.1 Features

- The I<sup>2</sup>C-interface is an I<sup>2</sup>C-bus compliant interface with open-drain pins. The I<sup>2</sup>C-bus interface supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- The I<sup>2</sup>C-bus controller supports multiple address recognition and a bus monitor mode.

## 7.13 10-bit ADC

The LPC11U2x contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

### 7.13.1 Features

- 10-bit successive approximation ADC.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 V to V<sub>DD</sub>.
- 10-bit conversion time  $\geq 2.44 \mu\text{s}$  (up to 400 kSamples/s).
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

## 7.14 General purpose external event counter/timers

The LPC11U2x includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

### 7.14.1 Features

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.

## 7.17 Clocking and power control

### 7.17.1 Integrated oscillators

The LPC11U2x include three independent oscillators: the system oscillator, the Internal RC oscillator (IRC), and the watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC11U2x operates from the internal RC oscillator until software switches to a different clock source. The IRC allows the system to operate without any external crystal and the bootloader code to operate at a known frequency.

See [Figure 7](#) for an overview of the LPC11U2x clock generation.



#### 7.17.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL. On the LPC11U2x, use the system oscillator to provide the clock source to USB.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

#### 7.17.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 7.8 kHz and 1.7 MHz. The frequency spread over processing and temperature is  $\pm 40\%$  (see also [Table 13](#)).

### 7.17.2 System PLL and USB PLL

The LPC11U2x contain a system PLL and a dedicated PLL for generating the 48 MHz USB clock. The system and USB PLLs are identical.

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz. To support this frequency range, an additional divider keeps the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider can be set to divide by 2, 4, 8, or 16 to produce the output clock. The PLL output frequency must be lower than 100 MHz. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset. Software can enable the PLL later. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

#### 7.17.3 Clock output



The LPC11U2x feature a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.



#### 7.17.4 Wake-up process

The LPC11U2x begin operation by using the 12 MHz IRC oscillator as the clock source at power-up and when awakened from Deep power-down mode. This mechanism allows chip operation to resume quickly. If the application uses the main oscillator or the PLL, software must enable these components and wait for them to stabilize. Only then can the system use the PLL and main oscillator as a clock source.

#### 7.17.5 Power control

The LPC11U2x support various power control features. There are four special modes of processor power reduction: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate can also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This power control mechanism allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals. This register allows fine-tuning of power







### 9.3 Peripheral power consumption


The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG and PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code is executed. Measured on a typical sample at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ . Unless noted otherwise, the system oscillator and PLL are running in both measurements.

The supply currents are shown for system clock frequencies of 12 MHz and 48 MHz.

Table 8. Power consumption for individual analog and digital blocks

Peripheral	Typical supply current in mA			Notes
	n/a	12 MHz	48 MHz	
IRC	0.27	-	-	System oscillator running; PLL off; independent of main clock frequency.
System oscillator at 12 MHz	0.22	-	-	IRC running; PLL off; independent of main clock frequency.
Watchdog oscillator at 500 kHz/2	0.004	-	-	System oscillator running; PLL off; independent of main clock frequency.
BOD	0.051	-	-	Independent of main clock frequency.
Main PLL	-	0.21	-	-
ADC	-	0.08	0.29	-
CLKOUT	-	0.12	0.47	Main clock divided by 4 in the CLKOUTDIV register.
CT16B0	-	0.02	0.06	-
CT16B1	-	0.02	0.06	-
CT32B0	-	0.02	0.07	-
CT32B1	-	0.02	0.06	-
GPIO	-	0.23	0.88	GPIO pins configured as outputs and set to LOW. Direction and pin state are maintained if the GPIO is disabled in the SYSAHBCLKCFG register.
IOCONFIG	-	0.03	0.10	-
I2C	-	0.04	0.13	-
ROM	-	0.04	0.15	-
SPI0	-	0.12	0.45	-
SPI1	-	0.12	0.45	-
UART	-	0.22	0.82	-
WWDT	-	0.02	0.06	Main clock selected as clock source for the WDT.
USB	-	-	1.2	-





10.3 Internal oscillators

Table 12. Dynamic characteristics: IRC  
 $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$  [1].

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	11.88	12	12.12	MHz

- [1] Parameters are valid over operating temperature range unless otherwise specified.
- [2] Typical ratings are not guaranteed. The values listed are at room temperature ( $25\text{ }^{\circ}\text{C}$ ), nominal supply voltages.





Table 13. Dynamic characteristics: Watchdog oscillator

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
$f_{osc(int)}$	internal oscillator frequency	DIVSEL = 0x1F, FREQSEL = 0x1 in the WDTOSCCTRL register; [2][3]	-	7.8	-	kHz
		DIVSEL = 0x00, FREQSEL = 0xF in the WDTOSCCTRL register [2][3]	-	1700	-	kHz

- [1] Typical ratings are not guaranteed. The values listed are at nominal supply voltages.



## 11.5 Reset pad configuration




Fig 32. Reset pad configuration

## 11.6 ADC effective input impedance

A simplified diagram of the ADC input channels can be used to determine the effective input impedance seen from an external voltage source. See [Figure 33](#).




Fig 33. ADC input channel

The effective input impedance,  $R_{in}$ , seen by the external voltage source,  $V_{EXT}$ , is the parallel impedance of  $((1/f_s \times C_{ia}) + R_{mux} + R_{sw})$  and  $(1/f_s \times C_{io})$ , and can be calculated using [Equation 1](#) with

$f_s$  = sampling frequency

$C_{ia}$  = ADC analog input capacitance

$R_{mux}$  = analog mux resistance

$R_{sw}$  = switch resistance

$C_{io}$  = pin capacitance

$$R_{in} = \left( \frac{1}{f_s \times C_{ia}} + R_{mux} + R_{sw} \right) \parallel \left( \frac{1}{f_s \times C_{io}} \right) \quad (1)$$



Under nominal operating condition  $V_{DD} = 3.3\text{ V}$  and with the maximum sampling frequency  $f_s = 400\text{ kHz}$ , the parameters assume the following values:

$$C_{ia} = 1\text{ pF (max)}$$

$$R_{mux} = 2\text{ k}\Omega\text{ (max)}$$

$$R_{sw} = 1.3\text{ k}\Omega\text{ (max)}$$

$$C_{io} = 7.1\text{ pF (max)}$$


The effective input impedance with these parameters is  $R_{in} = 308\text{ k}\Omega$ .

### 11.7 ADC usage notes

The following guidelines show how to increase the performance of the ADC in a noisy environment beyond the ADC specifications listed in [Table 6](#):


- The ADC input trace must be short and as close as possible to the LPC11U2x chip.
- Shield The ADC input traces from fast switching digital signals and noisy power supply lines.
- The ADC and the digital core share the same power supply. Therefore, filter the power supply line adequately.
- To improve the ADC performance in a noisy environment, put the device in Sleep mode during the ADC conversion.

13. Soldering



### Footprint information for reflow soldering of LQFP64 package

**SOT314-2**



### Generic footprint pattern

Refer to the package outline drawing for actual layout



solder land

--- occupied area

DIMENSIONS in mm

P1	P2	Ax	Ay	Bx	By	C	D1	D2	Gx	Gy	Hx	Hy
0.500	0.560	13.300	13.300	10.300	10.300	1.500	0.280	0.400	10.500	10.500	13.550	13.550

sot314-2 fr

**Fig 43. Reflow soldering for the LQFP64 package**

## 19. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	7.17.5	Power control	24
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	7.17.5.1	Power profiles	25
<b>3</b>	<b>Applications</b> . . . . .	<b>3</b>	7.17.5.2	Sleep mode	25
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	7.17.5.3	Deep-sleep mode	25
4.1	Ordering options	3	7.17.5.4	Power-down mode	25
<b>5</b>	<b>Block diagram</b> . . . . .	<b>4</b>	7.17.5.5	Deep power-down mode	26
<b>6</b>	<b>Pinning information</b> . . . . .	<b>5</b>	7.17.6	System control	26
6.1	Pinning	5	7.17.6.1	Reset	26
6.2	Pin description	9	7.17.6.2	Brownout detection	26
<b>7</b>	<b>Functional description</b> . . . . .	<b>14</b>	7.17.6.3	Code security (Code Read Protection - CRP)	26
7.1	On-chip flash programming memory	14	7.17.6.4	APB interface	27
7.2	EEPROM	14	7.17.6.5	AHBLite	27
7.3	SRAM	15	7.17.6.6	External interrupt inputs	27
7.4	On-chip ROM	15	7.18	Emulation and debugging	28
7.5	Memory map	15	<b>8</b>	<b>Limiting values</b>	<b>29</b>
7.6	Nested Vectored Interrupt Controller (NVIC)	16	<b>9</b>	<b>Static characteristics</b>	<b>30</b>
7.6.1	Features	16	9.1	BOD static characteristics	36
7.6.2	Interrupt sources	17	9.2	Power consumption	36
7.7	IOCON block	17	9.3	Peripheral power consumption	39
7.7.1	Features	17	9.4	Electrical pin characteristics	41
7.8	General-Purpose Input/Output GPIO	17	<b>10</b>	<b>Dynamic characteristics</b>	<b>44</b>
7.8.1	Features	18	10.1	Flash memory	44
7.9	USB interface	18	10.2	External clock	44
7.9.1	Full-speed USB device controller	18	10.3	Internal oscillators	45
7.9.1.1	Features	18	10.4	I/O pins	46
7.10	USART	18	10.5	I <sup>2</sup> C-bus	46
7.10.1	Features	19	10.6	SSP interface	48
7.11	SSP serial I/O controller	19	10.7	USB interface	51
7.11.1	Features	19	<b>11</b>	<b>Application information</b>	<b>52</b>
7.12	I <sup>2</sup> C-bus serial I/O controller	19	11.1	Suggested USB interface solutions	52
7.12.1	Features	20	11.2	XTAL input	53
7.13	10-bit ADC	20	11.3	XTAL Printed-Circuit Board (PCB) layout guidelines	55
7.13.1	Features	20	11.4	Standard I/O pad configuration	56
7.14	General purpose external event counter/timers	20	11.5	Reset pad configuration	57
7.14.1	Features	20	11.6	ADC effective input impedance	57
7.15	System tick timer	21	11.7	ADC usage notes	58
7.16	Windowed WatchDog Timer (WWDT)	21	<b>12</b>	<b>Package outline</b>	<b>59</b>
7.16.1	Features	21	<b>13</b>	<b>Soldering</b>	<b>64</b>
7.17	Clocking and power control	22	<b>14</b>	<b>Abbreviations</b>	<b>69</b>
7.17.1	Integrated oscillators	22	<b>15</b>	<b>References</b>	<b>69</b>
7.17.1.1	Internal RC oscillator	23	<b>16</b>	<b>Revision history</b>	<b>70</b>
7.17.1.2	System oscillator	24	<b>17</b>	<b>Legal information</b>	<b>71</b>
7.17.1.3	Watchdog oscillator	24	17.1	Data sheet status	71
7.17.2	System PLL and USB PLL	24	17.2	Definitions	71
7.17.3	Clock output	24	17.3	Disclaimers	71
7.17.4	Wake-up process	24			

continued &gt;&gt;

17.4	Trademarks.....	72
18	Contact information.....	72
19	Contents .....	73

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2014.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 27 March 2014

Document identifier: LPC11U2X