

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | 2560  |
| Number of I/O                  | 202   |
| Number of Gates                | 54000   |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 240-BFQFP   |
| Supplier Device Package        | 240-PQFP (32x32)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a42mx36-3pq240">https://www.e-xfl.com/product-detail/microsemi/a42mx36-3pq240</a> |

# Figures

---

|           |  |     |
|-----------|--|-----|
| Figure 1  | Ordering Information . . . . .   | 3   |
| Figure 2  | 42MX C-Module Implementation . . . . .   | 7   |
| Figure 3  | 42MX C-Module Implementation . . . . .   | 7   |
| Figure 4  | 42MX S-Module Implementation . . . . .   | 8   |
| Figure 5  | A42MX24 and A42MX36 D-Module Implementation . . . . .  | 9   |
| Figure 6  | A42MX36 Dual-Port SRAM Block . . . . .   | 9   |
| Figure 7  | MX Routing Structure . . . . .   | 10  |
| Figure 8  | Clock Networks of 42MX Devices . . . . .   | 11  |
| Figure 9  | Quadrant Clock Network of A42MX36 Devices . . . . .  | 11  |
| Figure 10 | 42MX I/O Module . . . . .  | 12  |
| Figure 11 | PCI Output Structure of A42MX24 and A42MX36 Devices . . . . .  | 12  |
| Figure 12 | Silicon Explorer II Setup with 40MX . . . . .  | 16  |
| Figure 13 | Silicon Explorer II Setup with 42MX . . . . .  | 17  |
| Figure 14 | 42MX IEEE 1149.1 Boundary Scan Circuitry . . . . .   | 18  |
| Figure 15 | Device Selection Wizard . . . . .  | 19  |
| Figure 16 | Typical Output Drive Characteristics (Based Upon Measured Data) . . . . .  | 28  |
| Figure 17 | 40MX Timing Model* . . . . .   | 30  |
| Figure 18 | 42MX Timing Model . . . . .  | 30  |
| Figure 19 | 42MX Timing Model (Logic Functions Using Quadrant Clocks) . . . . .  | 31  |
| Figure 20 | 42MX Timing Model (SRAM Functions) . . . . .   | 32  |
| Figure 21 | Output Buffer Delays . . . . .   | 32  |
| Figure 22 | AC Test Loads . . . . .  | 33  |
| Figure 23 | Input Buffer Delays . . . . .  | 33  |
| Figure 24 | Module Delays . . . . .  | 33  |
| Figure 25 | Flip-Flops and Latches . . . . .   | 34  |
| Figure 26 | Input Buffer Latches . . . . .   | 34  |
| Figure 27 | Output Buffer Latches . . . . .  | 35  |
| Figure 28 | Decode Module Timing . . . . .   | 35  |
| Figure 29 | SRAM Timing Characteristics . . . . .  | 35  |
| Figure 30 | 42MX SRAM Write Operation . . . . .  | 36  |
| Figure 31 | 42MX SRAM Synchronous Read Operation . . . . .   | 36  |
| Figure 32 | 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled) . . . . .   | 36  |
| Figure 33 | 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled) . . . . .  | 37  |
| Figure 34 | 42MX Junction Temperature and Voltage Derating Curves<br>(Normalized to $T_J = 25^\circ\text{C}$ , $VCCA = 5.0\text{ V}$ ) . . . . . | 38  |
| Figure 35 | 40MX Junction Temperature and Voltage Derating Curves<br>(Normalized to $T_J = 25^\circ\text{C}$ , $VCC = 5.0\text{ V}$ ) . . . . .  | 39  |
| Figure 36 | 42MX Junction Temperature and Voltage Derating Curves<br>(Normalized to $T_J = 25^\circ\text{C}$ , $VCCA = 3.3\text{ V}$ ) . . . . . | 39  |
| Figure 37 | 40MX Junction Temperature and Voltage Derating Curves<br>(Normalized to $T_J = 25^\circ\text{C}$ , $VCC = 3.3\text{ V}$ ) . . . . .  | 40  |
| Figure 38 | PL44 . . . . .   | 86  |
| Figure 39 | PL68 . . . . .   | 88  |
| Figure 40 | PL84 . . . . .   | 90  |
| Figure 41 | PQ100 . . . . .  | 93  |
| Figure 42 | PQ144 . . . . .  | 97  |
| Figure 43 | PQ160 . . . . .  | 102 |
| Figure 44 | PQ208 . . . . .  | 107 |
| Figure 45 | PQ240 . . . . .  | 113 |
| Figure 46 | VQ80 . . . . .   | 120 |
| Figure 47 | VQ100 . . . . .  | 123 |
| Figure 48 | TQ176 . . . . .  | 126 |
| Figure 49 | CQ208 . . . . .  | 131 |
| Figure 50 | CQ256 . . . . .  | 138 |

|           |             |     |
|-----------|-------------|-----|
| Figure 51 | BG272 ..... | 145 |
| Figure 52 | PG132 ..... | 153 |
| Figure 53 | CQ172 ..... | 158 |

# Tables

---

|          |   |    |
|----------|---|----|
| Table 1  | Product profile .....   | 1  |
| Table 2  | Plastic Device Resources .....  | 4  |
| Table 3  | Ceramic Device Resources .....  | 4  |
| Table 4  | Temperature Grade Offerings .....   | 5  |
| Table 5  | Speed Grade Offerings .....   | 5  |
| Table 6  | Voltage Support of MX Devices .....   | 13 |
| Table 7  | Fixed Capacitance Values for MX FPGAs (pF) .....  | 16 |
| Table 8  | Device Configuration Options for Probe Capability .....   | 17 |
| Table 9  | Test Access Port Descriptions .....   | 18 |
| Table 10 | Supported BST Public Instructions .....   | 18 |
| Table 11 | Boundary Scan Pin Configuration and Functionality .....   | 19 |
| Table 12 | Absolute Maximum Ratings for 40MX Devices*  | 20 |
| Table 13 | Absolute Maximum Ratings for 42MX Devices*  | 20 |
| Table 14 | Recommended Operating Conditions .....  | 21 |
| Table 15 | 5V TTL Electrical Specifications .....  | 21 |
| Table 16 | Absolute Maximum Ratings for 40MX Devices*  | 22 |
| Table 17 | Absolute Maximum Ratings for 42MX Devices*  | 22 |
| Table 18 | Recommended Operating Conditions .....  | 22 |
| Table 19 | 3.3V LVTTL Electrical Specifications .....  | 23 |
| Table 20 | Absolute Maximum Ratings*   | 23 |
| Table 21 | Recommended Operating Conditions .....  | 24 |
| Table 22 | Mixed 5.0V/3.3V Electrical Specifications .....   | 25 |
| Table 23 | DC Specification (5.0 V PCI Signaling) .....  | 25 |
| Table 24 | AC Specifications (5.0V PCI Signaling)* .....   | 26 |
| Table 25 | DC Specification (3.3 V PCI Signaling) .....  | 27 |
| Table 26 | AC Specifications for (3.3 V PCI Signaling)* .....  | 27 |
| Table 27 | Package Thermal Characteristics .....   | 29 |
| Table 28 | 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCCA} = 5.0 \text{ V}$ ) .....                                 | 38 |
| Table 29 | 40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCC} = 5.0 \text{ V}$ ) .....                                   | 38 |
| Table 30 | 42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCCA} = 3.3 \text{ V}$ ) .....                                  | 39 |
| Table 31 | 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCC} = 3.3 \text{ V}$ ) .....                                  | 39 |
| Table 32 | Clock Specification for 33 MHz PCI .....  | 40 |
| Table 33 | Timing Parameters for 33 MHz PCI .....  | 40 |
| Table 34 | A40MX02 Timing Characteristics (Nominal 5.0 V Operation) .....  | 41 |
| Table 35 | A40MX02 Timing Characteristics (Nominal 3.3 V Operation) .....  | 43 |
| Table 36 | A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....  | 46 |
| Table 37 | A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....   | 49 |
| Table 38 | A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) ..... | 52 |
| Table 39 | A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....  | 56 |
| Table 40 | A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) ..... | 60 |
| Table 41 | A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....  | 64 |
| Table 42 | A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) ..... | 67 |
| Table 43 | A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....  | 71 |
| Table 44 | A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....  | 75 |
| Table 45 | A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....  | 75 |

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

## 1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

## 1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

## 1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096)
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

## 1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

## 1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- AC278: *BSDL Files Format Description*
- AC225: *Programming Antifuse Devices*
- AC168: *Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

| Symbol           | Parameter           | Limits          | Units |
|------------------|---------------------|-----------------|-------|
| VCC              | DC Supply Voltage   | -0.5 to +7.0    | V     |
| VI               | Input Voltage       | -0.5 to VCC+0.5 | V     |
| VO               | Output Voltage      | -0.5 to VCC+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature | -65 to +150     | °C    |

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

| Symbol           | Parameter                   | Limits           | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | -0.5 to +7.0     | V     |
| VCCA             | DC Supply Voltage for Array | -0.5 to +7.0     | V     |
| VI               | Input Voltage               | -0.5 to VCCI+0.5 | V     |
| VO               | Output Voltage              | -0.5 to VCCI+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | -65 to +150      | °C    |

A sample calculation of the absolute maximum power dissipation allowed for a TQ176 package at commercial temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{ja}(\text{°C/W})} = \frac{150\text{°C} - 70\text{°C}}{(28\text{°C})/\text{W}} = 2.86\text{W}$$

EQ 5




The maximum power dissipation for military-grade devices is a function of  $\theta_{jc}$ . A sample calculation of the absolute maximum power dissipation allowed for CQFP 208-pin package at military temperature and still air is given in the following equation

$$\text{MaximumPowerAllowed} = \frac{\text{Max} \cdot \text{junction temp} \cdot (\text{°C}) - \text{Max} \cdot \text{ambient temp} \cdot (\text{°C})}{\theta_{jc}(\text{°C/W})} = \frac{150\text{°C} - 125\text{°C}}{(6.3\text{°C})/\text{W}} = 3.97\text{W}$$

EQ 6

**Table 27 • Package Thermal Characteristics**


| <b>Plastic Packages</b>          | <b>Pin Count</b> | $\theta_{jc}$ | $\theta_{ja}$    |                                |                                | <b>Units</b> |
|----------------------------------|------------------|---------------|------------------|--------------------------------|--------------------------------|--------------|
|                                  |                  |               | <b>Still Air</b> | <b>1.0 m/s<br/>200 ft/min.</b> | <b>2.5 m/s<br/>500 ft/min.</b> |              |
| Plastic Quad Flat Pack           | 100              | 12.0          | 27.8             | 23.4                           | 21.2                           | °C/W         |
| Plastic Quad Flat Pack           | 144              | 10.0          | 26.2             | 22.8                           | 21.1                           | °C/W         |
| Plastic Quad Flat Pack           | 160              | 10.0          | 26.2             | 22.8                           | 21.1                           | °C/W         |
| Plastic Quad Flat Pack           | 208              | 8.0           | 26.1             | 22.5                           | 20.8                           | °C/W         |
| Plastic Quad Flat Pack           | 240              | 8.5           | 25.6             | 22.3                           | 20.8                           | °C/W         |
| Plastic Leaded Chip Carrier      | 44               | 16.0          | 20.0             | 24.5                           | 22.0                           | °C/W         |
| Plastic Leaded Chip Carrier      | 68               | 13.0          | 25.0             | 21.0                           | 19.4                           | °C/W         |
| Plastic Leaded Chip Carrier      | 84               | 12.0          | 22.5             | 18.9                           | 17.6                           | °C/W         |
| Thin Plastic Quad Flat Pack      | 176              | 11.0          | 24.7             | 19.9                           | 18.0                           | °C/W         |
| Very Thin Plastic Quad Flat Pack | 80               | 12.0          | 38.2             | 31.9                           | 29.4                           | °C/W         |
| Very Thin Plastic Quad Flat Pack | 100              | 10.0          | 35.3             | 29.4                           | 27.1                           | °C/W         |
| Plastic Ball Grid Array          | 272              | 3.0           | 18.3             | 14.9                           | 13.9                           | °C/W         |
| <b>Ceramic Packages</b>          |                  |               |                  |                                |                                |              |
| Ceramic Pin Grid Array           | 132              | 4.8           | 25.0             | 20.6                           | 18.7                           | °C/W         |
| Ceramic Quad Flat Pack           | 208              | 2.0           | 22.0             | 19.8                           | 18.0                           | °C/W         |
| Ceramic Quad Flat Pack           | 256              | 2.0           | 20.0             | 16.5                           | 15.0                           | °C/W         |

**Figure 22 • AC Test Loads****Figure 23 • Input Buffer Delays****Figure 24 • Module Delays**

### 3.10.2 Sequential Module Timing Characteristics

The following figure shows sequential module timing characteristics.

**Figure 25 • Flip-Flops and Latches**




**Note:** \*D represents all data functions involving A, B, and S for multiplexed flip-flops.

### 3.10.3 Sequential Timing Characteristics

The following figures show sequential timing characteristics.

**Figure 26 • Input Buffer Latches**



**Table 33 • Timing Parameters for 33 MHz PCI**

| Symbol        | Parameter                               | PCI                 |      | A42MX24 |      | A42MX36 |      | Units |
|---------------|---|---------------------|------|---------|------|---------|------|-------|
|               |   | Min.                | Max. | Min.    | Max. | Min.    | Max. |       |
| $t_{SU(PTP)}$ | Input Set-Up Time to CLK—Point-to-Point | 10, 12 <sup>2</sup> | –    | 1.5     | –    | 1.5     | –    | ns    |
| $t_H$         | Input Hold to CLK                       | 0                   | –    | 0       | –    | 0       | –    | ns    |

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

### 3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  | –3 Speed                                     |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.   | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Logic Module Propagation Delays</b>                   |  |      |          |      |          |      |           |      |          |      |       |
| $t_{PD1}$  | Single Module                                | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| $t_{PD2}$  | Dual-Module Macros                           | 2.7  | 3.1      | 3.5  | 4.1      | 5.7  | ns        |      |          |      |       |
| $t_{CO}$   | Sequential Clock-to-Q                        | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| $t_{GO}$   | Latch G-to-Q                                 | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| $t_{RS}$   | Flip-Flop (Latch) Reset-to-Q                 | 1.2  | 1.4      | 1.6  | 1.9      | 2.7  | ns        |      |          |      |       |
| <b>Logic Module Predicted Routing Delays<sup>1</sup></b> |  |      |          |      |          |      |           |      |          |      |       |
| $t_{RD1}$  | FO = 1 Routing Delay                         | 1.3  | 1.5      | 1.7  | 2.0      | 2.8  | ns        |      |          |      |       |
| $t_{RD2}$  | FO = 2 Routing Delay                         | 1.8  | 2.1      | 2.4  | 2.8      | 3.9  | ns        |      |          |      |       |
| $t_{RD3}$  | FO = 3 Routing Delay                         | 2.3  | 2.7      | 3.0  | 3.6      | 5.0  | ns        |      |          |      |       |
| $t_{RD4}$  | FO = 4 Routing Delay                         | 2.9  | 3.3      | 3.7  | 4.4      | 6.1  | ns        |      |          |      |       |
| $t_{RD8}$  | FO = 8 Routing Delay                         | 4.9  | 5.7      | 6.5  | 7.6      | 10.6 | ns        |      |          |      |       |
| <b>Logic Module Sequential Timing<sup>2</sup></b>        |  |      |          |      |          |      |           |      |          |      |       |
| $t_{SUD}$  | Flip-Flop (Latch) Data Input Set-Up          | 3.1  | 3.5      | 4.0  | 4.7      | 6.6  | ns        |      |          |      |       |
| $t_{HD}^3$   | Flip-Flop (Latch) Data Input Hold            | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| $t_{SUENA}$  | Flip-Flop (Latch) Enable Set-Up              | 3.1  | 3.5      | 4.0  | 4.7      | 6.6  | ns        |      |          |      |       |
| $t_{HEN}$  | Flip-Flop (Latch) Enable Hold                | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| $t_{WCLKA}$  | Flip-Flop (Latch) Clock Active Pulse Width   | 3.3  | 3.8      | 4.3  | 5.0      | 7.0  | ns        |      |          |      |       |
| $t_{WASYN}$  | Flip-Flop (Latch) Asynchronous Pulse Width   | 3.3  | 3.8      | 4.3  | 5.0      | 7.0  | ns        |      |          |      |       |
| $t_A$  | Flip-Flop Clock Input Period                 | 4.8  | 5.6      | 6.3  | 7.5      | 10.4 | ns        |      |          |      |       |
| $f_{MAX}$  | Flip-Flop (Latch) Clock Frequency (FO = 128) | 181  | 168      | 154  | 134      | 80   | MHz       |      |          |      |       |

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

| Parameter / Description                                  | -3 Speed                 |          | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units   |
|--|--------------------------|----------|----------|------|----------|------|-----------|------|----------|------|---------|
|  | Min.                     | Max.     | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |         |
| <b>Input Module Propagation Delays</b>                   |                          |          |          |      |          |      |           |      |          |      |         |
| t <sub>INYH</sub>  | Pad-to-Y HIGH            |          | 0.7      |      | 0.8      |      | 0.9       |      | 1.1      |      | 1.5 ns  |
| t <sub>INYL</sub>  | Pad-to-Y LOW             |          | 0.6      |      | 0.7      |      | 0.8       |      | 1.0      |      | 1.3 ns  |
| <b>Input Module Predicted Routing Delays<sup>1</sup></b> |                          |          |          |      |          |      |           |      |          |      |         |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay     |          | 2.1      |      | 2.4      |      | 2.2       |      | 3.2      |      | 4.5 ns  |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay     |          | 2.6      |      | 3.0      |      | 3.4       |      | 4.0      |      | 5.6 ns  |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay     |          | 3.1      |      | 3.6      |      | 4.1       |      | 4.8      |      | 6.7 ns  |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay     |          | 3.6      |      | 4.2      |      | 4.8       |      | 5.6      |      | 7.8 ns  |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay     |          | 5.7      |      | 6.6      |      | 7.5       |      | 8.8      |      | 12.4 ns |
| <b>Global Clock Network</b>                              |                          |          |          |      |          |      |           |      |          |      |         |
| t <sub>CKH</sub>   | Input Low to HIGH        | FO = 16  | 4.6      |      | 5.3      |      | 6.0       |      | 7.0      |      | 9.8 ns  |
|  |                          | FO = 128 | 4.6      |      | 5.3      |      | 6.0       |      | 7.0      |      | 9.8     |
| t <sub>CKL</sub>   | Input High to LOW        | FO = 16  | 4.8      |      | 5.6      |      | 6.3       |      | 7.4      |      | 10.4 ns |
|  |                          | FO = 128 | 4.8      |      | 5.6      |      | 6.3       |      | 7.4      |      | 10.4    |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH | FO = 16  | 2.2      |      | 2.6      |      | 2.9       |      | 3.4      |      | 4.8 ns  |
|  |                          | FO = 128 | 2.4      |      | 2.7      |      | 3.1       |      | 3.6      |      | 5.1     |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW  | FO = 16  | 2.2      |      | 2.6      |      | 2.9       |      | 3.4      |      | 4.8 ns  |
|  |                          | FO = 128 | 2.4      |      | 2.7      |      | 3.01      |      | 3.6      |      | 5.1     |
| t <sub>CKSW</sub>  | Maximum Skew             | FO = 16  | 0.4      |      | 0.5      |      | 0.5       |      | 0.6      |      | 0.8 ns  |
|  |                          | FO = 128 | 0.5      |      | 0.6      |      | 0.7       |      | 0.8      |      | 1.2     |
| t <sub>P</sub>   | Minimum Period           | FO = 16  | 4.7      |      | 5.4      |      | 6.1       |      | 7.2      |      | 10.0 ns |
|  |                          | FO = 128 | 4.8      |      | 5.6      |      | 6.3       |      | 7.5      |      | 10.4    |
| f <sub>MAX</sub>   | Maximum Frequency        | FO = 16  | 188      |      | 175      |      | 160       |      | 139      |      | 83 MHz  |
|  |                          | FO = 128 | 181      |      | 168      |      | 154       |      | 134      |      | 80      |

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

|  |  | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      |       |
|--|--|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| Parameter / Description                                  |  | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. | Units |
| t <sub>HENA</sub>  | Flip-Flop (Latch) Enable Hold                | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | 0.0  | 0.0      | ns   |       |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch) Clock Active Pulse Width   | 3.3      | 3.8  | 4.3      | 5.0  | 5.0      | 7.0  | 7.0       | 7.0  | 7.0      | ns   |       |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch) Asynchronous Pulse Width   | 3.3      | 3.8  | 4.3      | 5.0  | 5.0      | 7.0  | 7.0       | 7.0  | 7.0      | ns   |       |
| t <sub>A</sub>   | Flip-Flop Clock Input Period                 | 4.8      | 5.6  | 6.3      | 7.5  | 7.5      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
| f <sub>MAX</sub>   | Flip-Flop (Latch) Clock Frequency (FO = 128) |          | 181  | 167      | 154  | 134      | 80   | 80        | 80   | 80       | MHz  |       |
| <b>Input Module Propagation Delays</b>                   |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>  | Pad-to-Y HIGH                                |          | 0.7  | 0.8      | 0.9  | 1.1      | 1.5  | 1.5       | 1.5  | 1.5      | ns   |       |
| t <sub>INYL</sub>  | Pad-to-Y LOW                                 |          | 0.6  | 0.7      | 0.8  | 1.0      | 1.3  | 1.3       | 1.3  | 1.3      | ns   |       |
| <b>Input Module Predicted Routing Delays<sup>1</sup></b> |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                         |          | 2.1  | 2.4      | 2.2  | 3.2      | 4.5  | 4.5       | 4.5  | 4.5      | ns   |       |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                         |          | 2.6  | 3.0      | 3.4  | 4.0      | 5.6  | 5.6       | 5.6  | 5.6      | ns   |       |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                         |          | 3.1  | 3.6      | 4.1  | 4.8      | 6.7  | 6.7       | 6.7  | 6.7      | ns   |       |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                         |          | 3.6  | 4.2      | 4.8  | 5.6      | 7.8  | 7.8       | 7.8  | 7.8      | ns   |       |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                         |          | 5.7  | 6.6      | 7.5  | 8.8      | 12.4 | 12.4      | 12.4 | 12.4     | ns   |       |
| <b>Global Clock Network</b>                              |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input Low to HIGH                            | FO = 16  | 4.6  | 5.3      | 6.0  | 7.0      | 9.8  | 9.8       | 9.8  | 9.8      | ns   |       |
|  |  | FO = 128 | 4.6  | 5.3      | 6.0  | 7.0      | 9.8  | 9.8       | 9.8  | 9.8      | ns   |       |
| t <sub>CKL</sub>   | Input High to LOW                            | FO = 16  | 4.8  | 5.6      | 6.3  | 7.4      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
|  |  | FO = 128 | 4.8  | 5.6      | 6.3  | 7.4      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH                     | FO = 16  | 2.2  | 2.6      | 2.9  | 3.4      | 4.8  | 4.8       | 4.8  | 4.8      | ns   |       |
|  |  | FO = 128 | 2.4  | 2.7      | 3.1  | 3.6      | 5.1  | 5.1       | 5.1  | 5.1      | ns   |       |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW                      | FO = 16  | 2.2  | 2.6      | 2.9  | 3.4      | 4.8  | 4.8       | 4.8  | 4.8      | ns   |       |
|  |  | FO = 128 | 2.4  | 2.7      | 3.01 | 3.6      | 5.1  | 5.1       | 5.1  | 5.1      | ns   |       |
| t <sub>CKSW</sub>  | Maximum Skew                                 | FO = 16  | 0.4  | 0.5      | 0.5  | 0.6      | 0.8  | 0.8       | 0.8  | 0.8      | ns   |       |
|  |  | FO = 128 | 0.5  | 0.6      | 0.7  | 0.8      | 1.2  | 1.2       | 1.2  | 1.2      | ns   |       |
| t <sub>P</sub>   | Minimum Period                               | FO = 16  | 4.7  | 5.4      | 6.1  | 7.2      | 10.0 | 10.0      | 10.0 | 10.0     | ns   |       |
|  |  | FO = 128 | 4.8  | 5.6      | 6.3  | 7.5      | 10.4 | 10.4      | 10.4 | 10.4     | ns   |       |
| f <sub>MAX</sub>   | Maximum Frequency                            | FO = 16  | 188  | 175      | 160  | 139      | 83   | 83        | 83   | 83       | MHz  |       |
|  |  | FO = 128 | 181  | 168      | 154  | 134      | 80   | 80        | 80   | 80       | ns   |       |
| <b>TTL Output Module Timing<sup>4</sup></b>              |  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>   | Data-to-Pad HIGH                             |          | 3.3  | 3.8      | 4.3  | 5.1      | 7.2  | 7.2       | 7.2  | 7.2      | ns   |       |
| t <sub>DHL</sub>   | Data-to-Pad LOW                              |          | 4.0  | 4.6      | 5.2  | 6.1      | 8.6  | 8.6       | 8.6  | 8.6      | ns   |       |
| t <sub>ENZH</sub>  | Enable Pad Z to HIGH                         |          | 3.7  | 4.3      | 4.9  | 5.8      | 8.0  | 8.0       | 8.0  | 8.0      | ns   |       |
| t <sub>ENZL</sub>  | Enable Pad Z to LOW                          |          | 4.7  | 5.4      | 6.1  | 7.2      | 10.1 | 10.1      | 10.1 | 10.1     | ns   |       |
| t <sub>ENHZ</sub>  | Enable Pad HIGH to Z                         |          | 7.9  | 9.1      | 10.4 | 12.2     | 17.1 | 17.1      | 17.1 | 17.1     | ns   |       |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| Parameter / Description                     | -3 Speed   |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|---|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
|   | Min.   | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>TTL Output Module Timing<sup>5</sup></b> |  |      |          |      |          |      |           |      |          |      |       |
| t <sub>DH</sub>                             | Data-to-Pad HIGH   | 2.5  | 2.7      | 3.1  | 3.6      | 5.1  | ns        |      |          |      |       |
| t <sub>DHL</sub>                            | Data-to-Pad LOW  | 2.9  | 3.2      | 3.6  | 4.3      | 6.0  | ns        |      |          |      |       |
| t <sub>ENZH</sub>                           | Enable Pad Z to HIGH                                     | 2.6  | 2.9      | 3.3  | 3.9      | 5.5  | ns        |      |          |      |       |
| t <sub>ENZL</sub>                           | Enable Pad Z to LOW                                      | 2.9  | 3.2      | 3.7  | 4.3      | 6.1  | ns        |      |          |      |       |
| t <sub>ENHZ</sub>                           | Enable Pad HIGH to Z                                     | 4.9  | 5.4      | 6.2  | 7.3      | 10.2 | ns        |      |          |      |       |
| t <sub>ENLZ</sub>                           | Enable Pad LOW to Z                                      | 5.3  | 5.9      | 6.7  | 7.9      | 11.1 | ns        |      |          |      |       |
| t <sub>GLH</sub>                            | G-to-Pad HIGH  | 2.6  | 2.9      | 3.3  | 3.8      | 5.3  | ns        |      |          |      |       |
| t <sub>GHL</sub>                            | G-to-Pad LOW   | 2.6  | 2.9      | 3.3  | 3.8      | 5.3  | ns        |      |          |      |       |
| t <sub>LSU</sub>                            | I/O Latch Set-Up   | 0.5  | 0.5      | 0.6  | 0.7      | 1.0  | ns        |      |          |      |       |
| t <sub>LH</sub>                             | I/O Latch Hold   | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| t <sub>LCO</sub>                            | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading | 5.2  | 5.8      | 6.6  | 7.7      | 10.8 | ns        |      |          |      |       |
| t <sub>ACO</sub>                            | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     | 7.4  | 8.2      | 9.3  | 10.9     | 15.3 | ns        |      |          |      |       |
| d <sub>TLH</sub>                            | Capacity Loading, LOW to HIGH                            | 0.03 | 0.03     | 0.03 | 0.04     | 0.06 | ns/pF     |      |          |      |       |
| d <sub>THL</sub>                            | Capacity Loading, HIGH to LOW                            | 0.04 | 0.04     | 0.04 | 0.05     | 0.07 | ns/pF     |      |          |      |       |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| Parameter / Description                      | -3 Speed   |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units   |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|---------|
|  | Min.   | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |         |
| <b>CMOS Output Module Timing<sup>5</sup></b> |  |      |          |      |          |      |           |      |          |      |         |
| t <sub>DLH</sub>                             | Data-to-Pad HIGH   |      | 2.4      |      | 2.7      |      | 3.1       |      | 3.6      |      | 5.1 ns  |
| t <sub>DHL</sub>                             | Data-to-Pad LOW  |      | 2.9      |      | 3.2      |      | 3.6       |      | 4.3      |      | 6.0 ns  |
| t <sub>ENZH</sub>                            | Enable Pad Z to HIGH                                     |      | 2.7      |      | 2.9      |      | 3.3       |      | 3.9      |      | 5.5 ns  |
| t <sub>ENZL</sub>                            | Enable Pad Z to LOW                                      |      | 2.9      |      | 3.2      |      | 3.7       |      | 4.3      |      | 6.1 ns  |
| t <sub>ENHZ</sub>                            | Enable Pad HIGH to Z                                     |      | 4.9      |      | 5.4      |      | 6.2       |      | 7.3      |      | 10.2 ns |
| t <sub>ENLZ</sub>                            | Enable Pad LOW to Z                                      |      | 5.3      |      | 5.9      |      | 6.7       |      | 7.9      |      | 11.1 ns |
| t <sub>GLH</sub>                             | G-to-Pad HIGH  |      | 4.2      |      | 4.6      |      | 5.2       |      | 6.1      |      | 8.6 ns  |
| t <sub>GHL</sub>                             | G-to-Pad LOW   |      | 4.2      |      | 4.6      |      | 5.2       |      | 6.1      |      | 8.6 ns  |
| t <sub>LSU</sub>                             | I/O Latch Set-Up   | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns      |
| t <sub>LH</sub>                              | I/O Latch Hold   | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns      |
| t <sub>LCO</sub>                             | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |      | 5.2      |      | 5.8      |      | 6.6       |      | 7.7      |      | 10.8 ns |
| t <sub>ACO</sub>                             | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |      | 7.4      |      | 8.2      |      | 9.3       |      | 10.9     |      | 15.3 ns |
| d <sub>TLH</sub>                             | Capacity Loading, LOW to HIGH                            | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF   |
| d <sub>THL</sub>                             | Capacity Loading, HIGH to LOW                            | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF   |

- For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| Parameter / Description                                  | -3 Speed                     |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|------------------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.                         | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Logic Module Propagation Delays<sup>1</sup></b>       |                              |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>   | Single Module                | 1.6  |          | 1.8  |          | 2.1  |           | 2.5  |          | 3.5  | ns    |
| t <sub>CO</sub>  | Sequential Clock-to-Q        | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.8  | ns    |
| t <sub>GO</sub>  | Latch G-to-Q                 | 1.7  |          | 1.9  |          | 2.1  |           | 2.5  |          | 3.5  | ns    |
| t <sub>RS</sub>  | Flip-Flop (Latch) Reset-to-Q | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| <b>Logic Module Predicted Routing Delays<sup>2</sup></b> |                              |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>   | FO = 1 Routing Delay         | 1.0  |          | 1.1  |          | 1.2  |           | 1.4  |          | 2.0  | ns    |
| t <sub>RD2</sub>   | FO = 2 Routing Delay         | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>RD3</sub>   | FO = 3 Routing Delay         | 1.6  |          | 1.8  |          | 2.0  |           | 2.4  |          | 3.3  | ns    |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| <b>Parameter / Description</b>              | <b>-3 Speed</b>  |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             | <b>Units</b> |
|---|--|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
|   | <b>Min.</b>  | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |              |
| <b>TTL Output Module Timing<sup>5</sup></b> |  |             |                 |             |                 |             |                  |             |                 |             |              |
| t <sub>DLH</sub>                            | Data-to-Pad HIGH   |             | 3.4             |             | 3.8             |             | 4.3              |             | 5.1             |             | 7.1 ns       |
| t <sub>DHL</sub>                            | Data-to-Pad LOW  |             | 4.0             |             | 4.5             |             | 5.1              |             | 6.1             |             | 8.3 ns       |
| t <sub>ENZH</sub>                           | Enable Pad Z to HIGH                                     |             | 3.7             |             | 4.1             |             | 4.6              |             | 5.5             |             | 7.6 ns       |
| t <sub>ENZL</sub>                           | Enable Pad Z to LOW                                      |             | 4.1             |             | 4.5             |             | 5.1              |             | 6.1             |             | 8.5 ns       |
| t <sub>ENHZ</sub>                           | Enable Pad HIGH to Z                                     |             | 6.9             |             | 7.6             |             | 8.6              |             | 10.2            |             | 14.2 ns      |
| t <sub>ENLZ</sub>                           | Enable Pad LOW to Z                                      |             | 7.5             |             | 8.3             |             | 9.4              |             | 11.1            |             | 15.5 ns      |
| t <sub>GLH</sub>                            | G-to-Pad HIGH  |             | 5.8             |             | 6.5             |             | 7.3              |             | 8.6             |             | 12.0 ns      |
| t <sub>GHL</sub>                            | G-to-Pad LOW   |             | 5.8             |             | 6.5             |             | 7.3              |             | 8.6             |             | 12.0 ns      |
| t <sub>LSU</sub>                            | I/O Latch Set-Up   | 0.7         |                 | 0.8         |                 | 0.9         |                  | 1.0         |                 | 1.4         | ns           |
| t <sub>LH</sub>                             | I/O Latch Hold   | 0.0         |                 | 0.0         |                 | 0.0         |                  | 0.0         |                 | 0.0         | ns           |
| t <sub>LCO</sub>                            | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |             | 8.7             |             | 9.7             |             | 10.9             |             | 12.9            |             | 18.0 ns      |
| t <sub>ACO</sub>                            | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |             | 12.2            |             | 13.5            |             | 15.4             |             | 18.1            |             | 25.3 ns      |
| d <sub>TLH</sub>                            | Capacity Loading, LOW to HIGH                            | 0.00        |                 | 0.00        |                 | 0.00        |                  | 0.10        |                 | 0.01        | ns/pF        |
| d <sub>THL</sub>                            | Capacity Loading, HIGH to LOW                            | 0.09        |                 | 0.10        |                 | 0.10        |                  | 0.10        |                 | 0.10        | ns/pF        |

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

| Parameter / Description                                  |                                     | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Asynchronous SRAM Operations</b>                      |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RPD</sub>   | Asynchronous Access Time            |          | 8.1  |          | 9.0  |          | 10.2 |           | 12.0 |          | 16.8 | ns    |
| t <sub>RDADV</sub>                                       | Read Address Valid                  |          | 8.8  |          | 9.8  |          | 11.1 |           | 13.0 |          | 18.2 | ns    |
| t <sub>ADSU</sub>  | Address/Data Set-Up Time            |          | 1.6  |          | 1.8  |          | 2.0  |           | 2.4  |          | 3.4  | ns    |
| t <sub>ADH</sub>   | Address/Data Hold Time              |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>RENSUA</sub>                                      | Read Enable Set-Up to Address Valid | 0.6      |      | 0.7      |      | 0.8      |      | 0.9       |      | 1.3      |      | ns    |
| t <sub>RENHA</sub>                                       | Read Enable Hold                    |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.0  |          | 7.0  | ns    |
| t <sub>WENSU</sub>                                       | Write Enable Set-Up                 |          | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.6  | ns    |
| t <sub>WENH</sub>  | Write Enable Hold                   |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>DOH</sub>   | Data Out Hold Time                  |          | 1.2  |          | 1.3  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
| <b>Input Module Propagation Delays</b>                   |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>  | Input Data Pad-to-Y                 |          | 1.0  |          | 1.1  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>INGO</sub>  | Input Latch Gate-to-Output          |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| t <sub>INH</sub>   | Input Latch Hold                    |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>INSU</sub>  | Input Latch Set-Up                  |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
| t <sub>ILA</sub>   | Latch Active Pulse Width            |          | 4.7  |          | 5.2  |          | 5.9  |           | 6.9  |          | 9.7  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                |          | 2.3  |          | 2.6  |          | 2.9  |           | 3.4  |          | 4.8  | ns    |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                |          | 3.0  |          | 3.3  |          | 3.8  |           | 4.4  |          | 6.2  | ns    |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                |          | 4.3  |          | 4.8  |          | 5.5  |           | 6.4  |          | 9.0  | ns    |
| <b>Global Clock Network</b>                              |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH                   | FO = 32  | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.6  | ns    |
|  |                                     | FO = 635 | 3.0  |          | 3.3  |          | 3.8  |           | 4.4  |          | 6.2  | ns    |
| t <sub>CKL</sub>   | Input HIGH to LOW                   | FO = 32  | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
|  |                                     | FO = 635 | 4.9  |          | 5.4  |          | 6.1  |           | 7.2  |          | 10.1 | ns    |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH            | FO = 32  | 1.8  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.6  | ns    |
|  |                                     | FO = 635 | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW             | FO = 32  | 1.8  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.6  | ns    |
|  |                                     | FO = 635 | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>CKSW</sub>  | Maximum Skew                        | FO = 32  | 0.8  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |
|  |                                     | FO = 635 | 0.8  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

| <b>Parameter / Description</b>               | <b>-3 Speed</b>                                 |             | <b>-2 Speed</b> |             | <b>-1 Speed</b> |             | <b>Std Speed</b> |             | <b>-F Speed</b> |             | <b>Units</b> |
|--|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
|  | <b>Min.</b>                                     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> | <b>Min.</b>      | <b>Max.</b> | <b>Min.</b>     | <b>Max.</b> |              |
| t <sub>ACO</sub>                             | Array Latch Clock-to-Out<br>(Pad-to-Pad) 32 I/O |             | 10.9            |             | 12.1            |             | 13.7             |             | 16.1            |             | 22.5 ns      |
| d <sub>TLH</sub>                             | Capacitive Loading, LOW to HIGH                 |             | 0.10            |             | 0.11            |             | 0.12             |             | 0.14            |             | 0.20 ns/pF   |
| d <sub>THL</sub>                             | Capacitive Loading, HIGH to LOW                 |             | 0.10            |             | 0.11            |             | 0.12             |             | 0.14            |             | 0.20 ns/pF   |
| <b>CMOS Output Module Timing<sup>5</sup></b> |   |             |                 |             |                 |             |                  |             |                 |             |              |
| t <sub>DLH</sub>                             | Data-to-Pad HIGH                                |             | 4.9             |             | 5.5             |             | 6.2              |             | 7.3             |             | 10.3 ns      |
| t <sub>DHL</sub>                             | Data-to-Pad LOW                                 |             | 3.4             |             | 3.8             |             | 4.3              |             | 5.1             |             | 7.1 ns       |
| t <sub>ENZH</sub>                            | Enable Pad Z to HIGH                            |             | 3.7             |             | 4.1             |             | 4.7              |             | 5.5             |             | 7.7 ns       |
| t <sub>ENZL</sub>                            | Enable Pad Z to LOW                             |             | 4.1             |             | 4.6             |             | 5.2              |             | 6.1             |             | 8.5 ns       |
| t <sub>ENHZ</sub>                            | Enable Pad HIGH to Z                            |             | 7.4             |             | 8.2             |             | 9.3              |             | 10.9            |             | 15.3 ns      |
| t <sub>ENLZ</sub>                            | Enable Pad LOW to Z                             |             | 6.9             |             | 7.6             |             | 8.7              |             | 10.2            |             | 14.3 ns      |
| t <sub>GLH</sub>                             | G-to-Pad HIGH                                   |             | 7.0             |             | 7.8             |             | 8.9              |             | 10.4            |             | 14.6 ns      |
| t <sub>GHL</sub>                             | G-to-Pad LOW                                    |             | 7.0             |             | 7.8             |             | 8.9              |             | 10.4            |             | 14.6 ns      |
| t <sub>LSU</sub>                             | I/O Latch Set-Up                                |             | 0.7             |             | 0.7             |             | 0.8              |             | 1.0             |             | 1.4 ns       |
| t <sub>LH</sub>                              | I/O Latch Hold                                  |             | 0.0             |             | 0.0             |             | 0.0              |             | 0.0             |             | ns           |
| t <sub>LCO</sub>                             | I/O Latch Clock-to-Out<br>(Pad-to-Pad) 32 I/O   |             | 7.9             |             | 8.8             |             | 10.0             |             | 11.8            |             | 16.5 ns      |

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
- Delays based on 35 pF loading.

## 3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

### CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

### DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### GND, Ground

Input LOW supply voltage.

### I/O, Input/Output

**Table 50 • PQ 100**

| <b>PQ100</b> | <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| 19           | VCC               | V <sub>CC</sub>         |                         | I/O                     | I/O                     |
| 20           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 21           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 22           | I/O               | I/O                     | GND                     |                         | GND                     |
| 23           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 24           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 25           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 26           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 27           | NC                | NC                      |                         | I/O                     | I/O                     |
| 28           | NC                | NC                      |                         | I/O                     | I/O                     |
| 29           | NC                | NC                      |                         | I/O                     | I/O                     |
| 30           | NC                | NC                      |                         | I/O                     | I/O                     |
| 31           | NC                | I/O                     |                         | I/O                     | I/O                     |
| 32           | NC                | I/O                     |                         | I/O                     | I/O                     |
| 33           | NC                | I/O                     |                         | I/O                     | I/O                     |
| 34           | I/O               | I/O                     | GND                     |                         | GND                     |
| 35           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 36           | GND               | GND                     |                         | I/O                     | I/O                     |
| 37           | GND               | GND                     |                         | I/O                     | I/O                     |
| 38           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 39           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 40           | I/O               | I/O                     | VCCA                    |                         | VCCA                    |
| 41           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 42           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 43           | VCC               | VCC                     |                         | I/O                     | I/O                     |
| 44           | VCC               | VCC                     |                         | I/O                     | I/O                     |
| 45           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 46           | I/O               | I/O                     | GND                     |                         | GND                     |
| 47           | I/O               | I/O                     |                         | I/O                     | I/O                     |
| 48           | NC                | I/O                     |                         | I/O                     | I/O                     |
| 49           | NC                | I/O                     |                         | I/O                     | I/O                     |
| 50           | NC                | I/O                     |                         | I/O                     | I/O                     |
| 51           | NC                | NC                      |                         | I/O                     | I/O                     |
| 52           | NC                | NC                      | SDO, I/O                |                         | SDO, I/O                |
| 53           | NC                | NC                      |                         | I/O                     | I/O                     |
| 54           | NC                | NC                      |                         | I/O                     | I/O                     |
| 55           | NC                | NC                      |                         | I/O                     | I/O                     |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 43                | I/O                     |
| 44                | GNDQ                    |
| 45                | GNDI                    |
| 46                | NC                      |
| 47                | I/O                     |
| 48                | I/O                     |
| 49                | I/O                     |
| 50                | I/O                     |
| 51                | I/O                     |
| 52                | I/O                     |
| 53                | I/O                     |
| 54                | VCC                     |
| 55                | VCCI                    |
| 56                | NC                      |
| 57                | I/O                     |
| 58                | I/O                     |
| 59                | I/O                     |
| 60                | I/O                     |
| 61                | I/O                     |
| 62                | I/O                     |
| 63                | I/O                     |
| 64                | GND                     |
| 65                | GNDI                    |
| 66                | I/O                     |
| 67                | I/O                     |
| 68                | I/O                     |
| 69                | I/O                     |
| 70                | I/O                     |
| 71                | SDO                     |
| 72                | I/O                     |
| 73                | I/O                     |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | I/O                     |
| 77                | I/O                     |
| 78                | I/O                     |
| 79                | GNDQ                    |

**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 207               | I/O                     |
| 208               | I/O                     |
| 209               | QCLKC, I/O              |
| 210               | I/O                     |
| 211               | WD, I/O                 |
| 212               | WD, I/O                 |
| 213               | I/O                     |
| 214               | I/O                     |
| 215               | WD, I/O                 |
| 216               | WD, I/O                 |
| 217               | I/O                     |
| 218               | PRB, I/O                |
| 219               | I/O                     |
| 220               | CLKB, I/O               |
| 221               | I/O                     |
| 222               | GND                     |
| 223               | GND                     |
| 224               | VCCA                    |
| 225               | VCCI                    |
| 226               | I/O                     |
| 227               | CLKA, I/O               |
| 228               | I/O                     |
| 229               | PRA, I/O                |
| 230               | I/O                     |
| 231               | I/O                     |
| 232               | WD, I/O                 |
| 233               | WD, I/O                 |
| 234               | I/O                     |
| 235               | I/O                     |
| 236               | I/O                     |
| 237               | I/O                     |
| 238               | I/O                     |
| 239               | I/O                     |
| 240               | QCLKD, I/O              |
| 241               | I/O                     |
| 242               | WD, I/O                 |
| 243               | GND                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| C3                | GND                     |
| C4                | I/O                     |
| C5                | WD, I/O                 |
| C6                | I/O                     |
| C7                | QCLKC, I/O              |
| C8                | I/O                     |
| C9                | I/O                     |
| C10               | CLKB                    |
| C11               | PRA, I/O                |
| C12               | WD, I/O                 |
| C13               | I/O                     |
| C14               | QCLKD, I/O              |
| C15               | I/O                     |
| C16               | WD, I/O                 |
| C17               | SDI, I/O                |
| C18               | I/O                     |
| C19               | I/O                     |
| C20               | I/O                     |
| D1                | I/O                     |
| D2                | I/O                     |
| D3                | I/O                     |
| D4                | I/O                     |
| D5                | VCCI                    |
| D6                | I/O                     |
| D7                | I/O                     |
| D8                | VCCA                    |
| D9                | WD, I/O                 |
| D10               | VCCI                    |
| D11               | I/O                     |
| D12               | VCCI                    |
| D13               | I/O                     |
| D14               | VCCI                    |
| D15               | I/O                     |
| D16               | VCCA                    |
| D17               | GND                     |
| D18               | I/O                     |
| D19               | I/O                     |