

Welcome to [E-XFL.COM](#)

#### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	2560
Number of I/O	202
Number of Gates	54000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a42mx36-pq240i">https://www.e-xfl.com/product-detail/microsemi/a42mx36-pq240i</a>

**Figure 4 • 42MX S-Module Implementation**

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

### 3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.


The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.

### 3.2.3.3 Antifuse Structures

An antifuse is a “normally open” structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

**Figure 7 • MX Routing Structure**



### 3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 8, page 11):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer
- Internally from the CLKINTB input, using CLKINT buffer


The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.


Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

**Figure 10 • 42MX I/O Module**



**Note:** \*Can be configured as a Latch or D Flip-Flop (Using C-Module)

**Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices**



### 3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

#### 3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

#### 3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

#### 3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 14 • Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	–40 to +85	–55 to +125	°C
VCC (40MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCA (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI (42MX)	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V

**Note:** \* Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

### 3.7.1 5 V TTL Electrical Specifications

The following tables show 5 V TTL electrical specifications.

**Table 15 • 5V TTL Electrical Specifications**

Symbol	Parameter	Commercial		Commercial -F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH <sup>1</sup>	IOH = –10 mA	2.4		2.4						V
	IOH = –4 mA					3.7		3.7		V
VOL <sup>1</sup>	IOL = 10 mA	0.5		0.5						V
	IOL = 6 mA					0.4		0.4		V
VIL		–0.3	0.8	–0.3	0.8	–0.3	0.8	–0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX) <sup>2</sup>		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL	VIN = 0.5 V	–10		–10		–10		–10		μA
IIH	VIN = 2.7 V	–10		–10		–10		–10		μA
Input Transition Time, $T_R$ and $T_F$		500		500		500		500		ns
$C_{IO}$ I/O Capacitance		10		10		10		10		pF
Standby Current, $ICC^3$	A40MX02, A40MX04	3		25		10		25		mA
	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	20		25		25		25		mA
Low power mode Standby Current	42MX devices only	0.5		ICC – 5.0		ICC – 5.0		ICC – 5.0		mA
IIO, I/O source sink current	Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> )									

1. Only one output tested at a time. VCC/VCCI = min

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCC/VCCI or GND

## 3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

**Table 16 • Absolute Maximum Ratings for 40MX Devices\***

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to + 150	°C

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 17 • Absolute Maximum Ratings for 42MX Devices\***

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 18 • Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

**Note:** \*Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.

**Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>**

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
C <sub>IN</sub>	Input Pin Capacitance			10	—	10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	—	10	pF
L <sub>PIN</sub>	Pin Inductance			20	—	< 8 nH <sup>4</sup>	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.1.1.

2. Maximum rating for VCCI –0.5 V to 7.0 V


3. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V.

4. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 24 • AC Specifications (5.0V PCI Signaling)<sup>\*</sup>**


Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
ICL	Low Clamp Current	–5 < VIN ≤ –1	–25 + (VIN +1) /0.015		–60	–10	mA
Slew (r)	Output Rise Slew Rate	0.4 V to 2.4 V load	1		5	1.8	2.8
Slew (f)	Output Fall Slew Rate	2.4 V to 0.4 V load	1		5	2.8	4.3
					V/ns	V/ns	

Note: \*PCI Local Bus Specification, Version 2.1, Section 4.2.1.2.

**Figure 27 • Output Buffer Latches**


### 3.10.4 Decode Module Timing

The following figure shows decode module timing.

**Figure 28 • Decode Module Timing**


### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.


**Figure 29 • SRAM Timing Characteristics**

### 3.10.6 Dual-Port SRAM Timing Waveforms


The following figures show dual-port SRAM timing waveforms.

**Figure 30 • 42MX SRAM Write Operation**

**Note:** Identical timing for falling edge clock

**Figure 31 • 42MX SRAM Synchronous Read Operation**

**Note:** Identical timing for falling edge clock

**Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)**

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, TJ = 70°C)**

		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	5.0	7.0	7.0	7.0	7.0	ns	
t <sub>A</sub>	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	7.5	10.4	10.4	10.4	10.4	ns	
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency (FO = 128)		181	167	154	134	80	80	80	80	MHz	
<b>Input Module Propagation Delays</b>												
t <sub>INYH</sub>	Pad-to-Y HIGH		0.7	0.8	0.9	1.1	1.5	1.5	1.5	1.5	ns	
t <sub>INYL</sub>	Pad-to-Y LOW		0.6	0.7	0.8	1.0	1.3	1.3	1.3	1.3	ns	
<b>Input Module Predicted Routing Delays<sup>1</sup></b>												
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.1	2.4	2.2	3.2	4.5	4.5	4.5	4.5	ns	
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.6	3.0	3.4	4.0	5.6	5.6	5.6	5.6	ns	
t <sub>IRD3</sub>	FO = 3 Routing Delay		3.1	3.6	4.1	4.8	6.7	6.7	6.7	6.7	ns	
t <sub>IRD4</sub>	FO = 4 Routing Delay		3.6	4.2	4.8	5.6	7.8	7.8	7.8	7.8	ns	
t <sub>IRD8</sub>	FO = 8 Routing Delay		5.7	6.6	7.5	8.8	12.4	12.4	12.4	12.4	ns	
<b>Global Clock Network</b>												
t <sub>CKH</sub>	Input Low to HIGH	FO = 16	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
		FO = 128	4.6	5.3	6.0	7.0	9.8	9.8	9.8	9.8	ns	
t <sub>CKL</sub>	Input High to LOW	FO = 16	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
		FO = 128	4.8	5.6	6.3	7.4	10.4	10.4	10.4	10.4	ns	
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.1	3.6	5.1	5.1	5.1	5.1	ns	
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 16	2.2	2.6	2.9	3.4	4.8	4.8	4.8	4.8	ns	
		FO = 128	2.4	2.7	3.01	3.6	5.1	5.1	5.1	5.1	ns	
t <sub>CKSW</sub>	Maximum Skew	FO = 16	0.4	0.5	0.5	0.6	0.8	0.8	0.8	0.8	ns	
		FO = 128	0.5	0.6	0.7	0.8	1.2	1.2	1.2	1.2	ns	
t <sub>P</sub>	Minimum Period	FO = 16	4.7	5.4	6.1	7.2	10.0	10.0	10.0	10.0	ns	
		FO = 128	4.8	5.6	6.3	7.5	10.4	10.4	10.4	10.4	ns	
f <sub>MAX</sub>	Maximum Frequency	FO = 16	188	175	160	139	83	83	83	83	MHz	
		FO = 128	181	168	154	134	80	80	80	80	ns	
<b>TTL Output Module Timing<sup>4</sup></b>												
t <sub>DLH</sub>	Data-to-Pad HIGH		3.3	3.8	4.3	5.1	7.2	7.2	7.2	7.2	ns	
t <sub>DHL</sub>	Data-to-Pad LOW		4.0	4.6	5.2	6.1	8.6	8.6	8.6	8.6	ns	
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7	4.3	4.9	5.8	8.0	8.0	8.0	8.0	ns	
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.7	5.4	6.1	7.2	10.1	10.1	10.1	10.1	ns	
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.9	9.1	10.4	12.2	17.1	17.1	17.1	17.1	ns	

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad),64 Clock Loading		11.3		12.5		14.2		16.7		23.3 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.04		0.04		0.05		0.06		0.08 ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.05		0.05		0.06		0.07		0.10 ns/pF

1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay		1.2		1.3		1.5		1.8		2.5 ns
t <sub>PDD</sub>	Internal Decode Module Delay		1.4		1.6		1.8		2.1		3.0 ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay		0.8		0.9		1.0		1.2		1.7 ns
t <sub>RD2</sub>	FO = 2 Routing Delay		1.0		1.2		1.3		1.5		2.1 ns
t <sub>RD3</sub>	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.6 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.5		1.7		1.9		2.2		3.1 ns
t <sub>RD5</sub>	FO = 8 Routing Delay		2.4		2.7		3.0		3.6		5.0 ns
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>CO</sub>	Flip-Flop Clock-to-Output		1.3		1.4		1.6		1.9		2.7 ns
t <sub>GO</sub>	Latch Gate-to-Output		1.2		1.3		1.5		1.8		2.5 ns
t <sub>SUD</sub>	Flip-Flop (Latch) Set-Up Time	0.3		0.4		0.4		0.5		0.7	ns
t <sub>HD</sub>	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t <sub>RO</sub>	Flip-Flop (Latch) Reset-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.4		0.5		0.5		0.6		0.8	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		3.3		3.7		4.2		4.9		6.9 ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		4.4		4.8		5.3		6.5		9.0 ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time		8.1		9.0		10.2		12.0		16.8 ns
t <sub>RDADV</sub>	Read Address Valid		8.8		9.8		11.1		13.0		18.2 ns
t <sub>ADSU</sub>	Address/Data Set-Up Time		1.6		1.8		2.0		2.4		3.4 ns
t <sub>ADH</sub>	Address/Data Hold Time		0.0		0.0		0.0		0.0		0.0 ns
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid	0.6		0.7		0.8		0.9		1.3	ns
t <sub>RENHA</sub>	Read Enable Hold		3.4		3.8		4.3		5.0		7.0 ns
t <sub>WENSU</sub>	Write Enable Set-Up		2.7		3.0		3.4		4.0		5.6 ns
t <sub>WENH</sub>	Write Enable Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>DOH</sub>	Data Out Hold Time		1.2		1.3		1.5		1.8		2.5 ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t <sub>INH</sub>	Input Latch Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>INSU</sub>	Input Latch Set-Up		0.5		0.5		0.6		0.7		1.0 ns
t <sub>ILA</sub>	Latch Active Pulse Width		4.7		5.2		5.9		6.9		9.7 ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.0		2.2		2.5		2.9		4.1 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.3		2.6		2.9		3.4		4.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.6		2.9		3.3		3.9		5.5 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		3.0		3.3		3.8		4.4		6.2 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		4.3		4.8		5.5		6.4		9.0 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.7		3.0		3.4		4.0		5.6 ns
		FO = 635	3.0		3.3		3.8		4.4		6.2 ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 635	4.9		5.4		6.1		7.2		10.1 ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.8		0.8		0.9		1.0		1.4 ns
		FO = 635	0.8		0.8		0.9		1.0		1.4 ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.5		3.9		4.5		5.2		7.3 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.5		2.7		3.1		3.6		5.1 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.7		3.0		3.3		3.9		5.5 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.9		3.3		3.7		4.3		6.1 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.3		5.8		6.6		7.8		10.9 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2 ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.0		5.6		6.3		7.5		10.4 ns
t <sub>GHL</sub>	G-to-Pad LOW		5.0		5.6		6.3		7.5		10.4 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14 ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14 ns/pF


1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	1.9		2.1		2.3		2.7		3.8	ns
t <sub>PDD</sub>	Internal Decode Module Delay	2.2		2.5		2.8		3.3		4.7	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.3		1.5		1.7		2.0		2.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.8		2.0		2.3		2.7		3.7	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	2.3		2.5		2.8		3.4		4.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	2.8		3.1		3.5		4.1		5.7	ns

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>
<b>Synchronous SRAM Operations (continued)</b>											
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t <sub>RENSU</sub>	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	ns				
t <sub>RENH</sub>	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t <sub>WENSU</sub>	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>BENS</sub>	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	ns				
t <sub>BENH</sub>	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	ns				
t <sub>RDADV</sub>	Read Address Valid	12.3	13.7	15.5	18.2	25.5	ns				
t <sub>ADSU</sub>	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	ns				
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	ns				
t <sub>RENHA</sub>	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t <sub>WENSU</sub>	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>DOH</sub>	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	ns				
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	ns				
t <sub>INGO</sub>	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	ns				
t <sub>INH</sub>	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>INSU</sub>	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	ns				
t <sub>ILA</sub>	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	ns				

**Figure 39 • PL68****Table 48 • PL68**

<b>PL68</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	I/O	I/O
3	I/O	I/O
4	VCC	VCC
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	GND	GND
15	GND	GND
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	VCC	VCC
22	I/O	I/O
23	I/O	I/O

**Table 50 • PQ 100**

<b>PQ100</b>	<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
56	VCC	VCC	I/O	I/O	
57	I/O	I/O	GND	GND	
58	I/O	I/O	I/O	I/O	
59	I/O	I/O	I/O	I/O	
60	I/O	I/O	I/O	I/O	
61	I/O	I/O	I/O	I/O	
62	I/O	I/O	I/O	I/O	
63	GND	GND	I/O	I/O	
64	I/O	I/O	LP	LP	
65	I/O	I/O	VCCA	VCCA	
66	I/O	I/O	VCCI	VCCI	
67	I/O	I/O	VCCA	VCCA	
68	I/O	I/O	I/O	I/O	
69	VCC	VCC	I/O	I/O	
70	I/O	I/O	I/O	I/O	
71	I/O	I/O	I/O	I/O	
72	I/O	I/O	GND	GND	
73	I/O	I/O	I/O	I/O	
74	I/O	I/O	I/O	I/O	
75	I/O	I/O	I/O	I/O	
76	I/O	I/O	I/O	I/O	
77	NC	NC	I/O	I/O	
78	NC	NC	I/O	I/O	
79	NC	NC	SDI, I/O	SDI, I/O	
80	NC	I/O	I/O	I/O	
81	NC	I/O	I/O	I/O	
82	NC	I/O	I/O	I/O	
83	I/O	I/O	I/O	I/O	
84	I/O	I/O	GND	GND	
85	I/O	I/O	I/O	I/O	
86	GND	GND	I/O	I/O	
87	GND	GND	PRA, I/O	PRA, I/O	
88	I/O	I/O	I/O	I/O	
89	I/O	I/O	CLKA, I/O	CLKA, I/O	
90	CLK, I/O	CLK, I/O	VCCA	VCCA	
91	I/O	I/O	I/O	I/O	
92	MODE	MODE	CLKB, I/O	CLKB, I/O	

**Table 51 • PQ144**

<b>PQ144</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
80	GNDI
81	NC
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	I/O
88	VKS
89	VPP
90	VCC
91	VCCI
92	NC
93	VSV
94	I/O
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	GND
101	GNDI
102	NC
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	I/O
109	I/O
110	SDI
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	GNDQ

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

**Table 53 • PQ208**

<b>PQ208</b>	<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
	132	VCCI	VCCI	VCCI
	133	VCCA	VCCA	VCCA
	134	I/O	I/O	I/O
	135	I/O	I/O	I/O
	136	VCCA	VCCA	VCCA
	137	I/O	I/O	I/O
	138	I/O	I/O	I/O
	139	I/O	I/O	I/O
	140	I/O	I/O	I/O
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	I/O	I/O	I/O
	146	NC	I/O	I/O
	147	NC	I/O	I/O
	148	NC	I/O	I/O
	149	NC	I/O	I/O
	150	GND	GND	GND
	151	I/O	I/O	I/O
	152	I/O	I/O	I/O
	153	I/O	I/O	I/O
	154	I/O	I/O	I/O
	155	I/O	I/O	I/O
	156	I/O	I/O	I/O
	157	GND	GND	GND
	158	I/O	I/O	I/O
	159	SDI, I/O	SDI, I/O	SDI, I/O
	160	I/O	I/O	I/O
	161	I/O	WD, I/O	WD, I/O
	162	I/O	WD, I/O	WD, I/O
	163	I/O	I/O	I/O
	164	VCCI	VCCI	VCCI
	165	NC	I/O	I/O
	166	NC	I/O	I/O
	167	I/O	I/O	I/O
	168	I/O	WD, I/O	WD, I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
59	I/O
60	VCCA
61	GND
62	GND
63	NC
64	NC
65	NC
66	I/O
67	SDO, TDO, I/O
68	I/O
69	WD, I/O
70	WD, I/O
71	I/O
72	VCCI
73	I/O
74	I/O
75	I/O
76	WD, I/O
77	GND
78	WD, I/O
79	I/O
80	QCLKB, I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	WD, I/O
88	WD, I/O
89	I/O
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	VCCI

**Table 62 • CQ172**

21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O