

Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	2560
Number of I/O	202
Number of Gates	54000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a42mx36-pqg240i

3.4.11	Boundary Scan Description Language (BSDL) File	19
3.5	Development Tool Support	19
3.6	Related Documents	20
3.6.1	Application Notes	20
3.6.2	User Guides and Manuals	20
3.6.3	Miscellaneous	20
3.7	5.0 V Operating Conditions	20
3.7.1	5 V TTL Electrical Specifications	21
3.8	3.3 V Operating Conditions	22
3.8.1	3.3 V LVTTL Electrical Specifications	23
3.9	Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)	23
3.9.1	Mixed 5.0V/3.3V Electrical Specifications	25
3.9.2	Output Drive Characteristics for 5.0 V PCI Signaling	25
3.9.3	Output Drive Characteristics for 3.3 V PCI Signaling	27
3.9.4	Junction Temperature (T_J)	28
3.9.5	Package Thermal Characteristics	28
3.10	Timing Models	30
3.10.1	Parameter Measurement	32
3.10.2	Sequential Module Timing Characteristics	34
3.10.3	Sequential Timing Characteristics	34
3.10.4	Decode Module Timing	35
3.10.5	SRAM Timing Characteristics	35
3.10.6	Dual-Port SRAM Timing Waveforms	35
3.10.7	Predictable Performance: Tight Delay Distributions	37
3.11	Timing Characteristics	37
3.11.1	Critical Nets and Typical Nets	37
3.11.2	Long Tracks	37
3.11.3	Timing Derating	38
3.11.4	Temperature and Voltage Derating Factors	38
3.11.5	PCI System Timing Specification	40
3.11.6	PCI Models	40
3.12	Pin Descriptions	83
4	Package Pin Assignments	86

Figure 2 • 42MX C-Module Implementation

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.



Figure 3 • 42MX C-Module Implementation

Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)

3.9.4 Junction Temperature (T_J)

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a(1)$$

EQ 4

where:

- T_a = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ja} * P$ (2)
- P = Power
- θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in Table 27, page 29.

3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.


The maximum junction temperature is 150°C.

Maximum power dissipation for commercial- and industrial-grade devices is a function of θ_{ja} .

3.10 Timing Models


The following figures show various timing models.

Figure 17 • 40MX Timing Model*




Note: Values are shown for 40MX –3 speed devices at 5.0 V worst-case commercial conditions.

Figure 18 • 42MX Timing Model




Note: 1. Input module predicted routing delay

Note: 2. Values are shown for A42MX09 –3 at 5.0 V worst-case commercial conditions.

Figure 27 • Output Buffer Latches


3.10.4 Decode Module Timing

The following figure shows decode module timing.

Figure 28 • Decode Module Timing


3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.


Figure 29 • SRAM Timing Characteristics

3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

Figure 30 • 42MX SRAM Write Operation

Note: Identical timing for falling edge clock

Figure 31 • 42MX SRAM Synchronous Read Operation

Note: Identical timing for falling edge clock


Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.5		3.9		4.5		5.2		7.3 ns
t _{DHL}	Data-to-Pad LOW		2.5		2.7		3.1		3.6		5.1 ns
t _{ENZH}	Enable Pad Z to HIGH		2.7		3.0		3.3		3.9		5.5 ns
t _{ENZL}	Enable Pad Z to LOW		2.9		3.3		3.7		4.3		6.1 ns
t _{ENHZ}	Enable Pad HIGH to Z		5.3		5.8		6.6		7.8		10.9 ns
t _{ENLZ}	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2 ns
t _{GLH}	G-to-Pad HIGH		5.0		5.6		6.3		7.5		10.4 ns
t _{GHL}	G-to-Pad LOW		5.0		5.6		6.3		7.5		10.4 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8 ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1 ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14 ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14 ns/pF

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Combinatorial Functions¹											
t _{PD}	Internal Array Module Delay	1.9		2.1		2.3		2.7		3.8	ns
t _{PDD}	Internal Decode Module Delay	2.2		2.5		2.8		3.3		4.7	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.3		1.5		1.7		2.0		2.7	ns
t _{RD2}	FO = 2 Routing Delay	1.8		2.0		2.3		2.7		3.7	ns
t _{RD3}	FO = 3 Routing Delay	2.3		2.5		2.8		3.4		4.7	ns
t _{RD4}	FO = 4 Routing Delay	2.8		3.1		3.5		4.1		5.7	ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Synchronous SRAM Operations (continued)											
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{RENSU}	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	ns				
t _{RENH}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{BENS}	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	ns				
t _{BENH}	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
Asynchronous SRAM Operations											
t _{RPD}	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	ns				
t _{RDADV}	Read Address Valid	12.3	13.7	15.5	18.2	25.5	ns				
t _{ADSU}	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	ns				
t _{ADH}	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	ns				
t _{RENSUA}	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	ns				
t _{RENHA}	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns				
t _{WENSU}	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns				
t _{WENH}	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{DOH}	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	ns				
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	ns				
t _{INGO}	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	ns				
t _{INH}	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	ns				
t _{INSU}	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	ns				
t _{ILA}	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	ns				

Table 48 • PL68


PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 49 • PL84


PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND	GND
50	I/O	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
53	I/O	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O	I/O
61	GND	I/O	I/O	I/O	I/O
62	I/O	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND	GND
71	I/O	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O

Table 49 • PL84

PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
84	I/O	VCCA	VCCA	VCCA	VCCA

Figure 41 • PQ100**Table 50 • PQ 100**

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
1	NC	NC	I/O	I/O	
2	NC	NC	DCLK, I/O	DCLK, I/O	
3	NC	NC	I/O	I/O	
4	NC	NC	MODE	MODE	
5	NC	NC	I/O	I/O	
6	PRB, I/O	PRB, I/O	I/O	I/O	
7	I/O	I/O	I/O	I/O	
8	I/O	I/O	I/O	I/O	
9	I/O	I/O	GND	GND	
10	I/O	I/O	I/O	I/O	
11	I/O	I/O	I/O	I/O	
12	I/O	I/O	I/O	I/O	
13	GND	GND	I/O	I/O	
14	I/O	I/O	I/O	I/O	
15	I/O	I/O	I/O	I/O	
16	I/O	I/O	VCCA	VCCA	
17	I/O	I/O	VCCI	VCCI	
18	I/O	I/O	I/O	I/O	

Figure 43 • PQ160**Table 52 • PQ160**

PQ160			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	I/O	I/O	I/O
2	DCLK, I/O	DCLK, I/O	DCLK, I/O
3	NC	I/O	I/O
4	I/O	I/O	WD, I/O
5	I/O	I/O	WD, I/O
6	NC	VCCI	VCCI
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	GND	GND	GND
12	NC	I/O	I/O
13	I/O	I/O	WD, I/O
14	I/O	I/O	WD, I/O
15	I/O	I/O	I/O
16	PRB, I/O	PRB, I/O	PRB, I/O
17	I/O	I/O	I/O
18	CLKB, I/O	CLKB, I/O	CLKB, I/O
19	I/O	I/O	I/O
20	VCCA	VCCA	VCCA

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	169	I/O	WD, I/O	WD, I/O
	170	I/O	I/O	I/O
	171	NC	I/O	QCLKD, I/O
	172	I/O	I/O	I/O
	173	I/O	I/O	I/O
	174	I/O	I/O	I/O
	175	I/O	I/O	I/O
	176	I/O	WD, I/O	WD, I/O
	177	I/O	WD, I/O	WD, I/O
	178	PRA, I/O	PRA, I/O	PRA, I/O
	179	I/O	I/O	I/O
	180	CLKA, I/O	CLKA, I/O	CLKA, I/O
	181	NC	I/O	I/O
	182	NC	VCCI	VCCI
	183	VCCA	VCCA	VCCA
	184	GND	GND	GND
	185	I/O	I/O	I/O
	186	CLKB, I/O	CLKB, I/O	CLKB, I/O
	187	I/O	I/O	I/O
	188	PRB, I/O	PRB, I/O	PRB, I/O
	189	I/O	I/O	I/O
	190	I/O	WD, I/O	WD, I/O
	191	I/O	WD, I/O	WD, I/O
	192	I/O	I/O	I/O
	193	NC	I/O	I/O
	194	NC	WD, I/O	WD, I/O
	195	NC	WD, I/O	WD, I/O
	196	I/O	I/O	QCLKC, I/O
	197	NC	I/O	I/O
	198	I/O	I/O	I/O
	199	I/O	I/O	I/O
	200	I/O	I/O	I/O
	201	NC	I/O	I/O
	202	VCCI	VCCI	VCCI
	203	I/O	WD, I/O	WD, I/O
	204	I/O	WD, I/O	WD, I/O
	205	I/O	I/O	I/O

Table 58 • CQ208

CQ208	
Pin Number	A42MX36 Function
185	I/O
186	CLKB, I/O
187	I/O
188	PRB, I/O
189	I/O
190	WD, I/O
191	WD, I/O
192	I/O
193	I/O
194	WD, I/O
195	WD, I/O
196	QCLKC, I/O
197	I/O
198	I/O
199	I/O
200	I/O
201	I/O
202	VCCI
203	WD, I/O
204	WD, I/O
205	I/O
206	I/O
207	DCLK, I/O
208	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
22	I/O
23	I/O
24	I/O
25	I/O
26	VCCA
27	I/O
28	I/O
29	VCCA
30	VCCI
31	GND
32	VCCA
33	LP
34	TCK, I/O
35	I/O
36	GND
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	GND
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
170	VCCA
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	I/O
177	I/O
178	I/O
179	I/O
180	GND
181	I/O
182	I/O
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	MODE
189	VCCA
190	GND
191	NC
192	NC
193	NC
194	I/O
195	DCLK, I/O
196	I/O
197	I/O
198	I/O
199	WD, I/O
200	WD, I/O
201	VCCI
202	I/O
203	I/O
204	I/O
205	I/O
206	GND

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
207	I/O
208	I/O
209	QCLKC, I/O
210	I/O
211	WD, I/O
212	WD, I/O
213	I/O
214	I/O
215	WD, I/O
216	WD, I/O
217	I/O
218	PRB, I/O
219	I/O
220	CLKB, I/O
221	I/O
222	GND
223	GND
224	VCCA
225	VCCI
226	I/O
227	CLKA, I/O
228	I/O
229	PRA, I/O
230	I/O
231	I/O
232	WD, I/O
233	WD, I/O
234	I/O
235	I/O
236	I/O
237	I/O
238	I/O
239	I/O
240	QCLKD, I/O
241	I/O
242	WD, I/O
243	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
A6	I/O
A7	WD, I/O
A8	WD, I/O
A9	I/O
A10	I/O
A11	CLKA
A12	I/O
A13	I/O
A14	I/O
A15	I/O
A16	WD, I/O
A17	I/O
A18	I/O
A19	GND
A20	GND
B1	GND
B2	GND
B3	DCLK, I/O
B4	I/O
B5	I/O
B6	I/O
B7	WD, I/O
B8	I/O
B9	PRB, I/O
B10	I/O
B11	I/O
B12	WD, I/O
B13	I/O
B14	I/O
B15	WD, I/O
B16	I/O
B17	WD, I/O
B18	I/O
B19	GND
B20	GND
C1	I/O
C2	MODE

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
T19	I/O
T20	I/O
U1	I/O
U2	I/O
U3	I/O
U4	I/O
U5	VCCI
U6	WD, I/O
U7	I/O
U8	I/O
U9	WD, I/O
U10	VCCA
U11	VCCI
U12	I/O
U13	I/O
U14	QCLKB, I/O
U15	I/O
U16	VCCI
U17	I/O
U18	GND
U19	I/O
U20	I/O
V1	I/O
V2	I/O
V3	GND
V4	GND
V5	I/O
V6	I/O
V7	I/O
V8	WD, I/O
V9	I/O
V10	I/O
V11	I/O
V12	I/O
V13	WD, I/O
V14	I/O
V15	WD, I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP