



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	150
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPBGA (17x17)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5281cvm66j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**ColdFire Core** 

Table 2-9. D0 Hardware Configuration Info Field Description (continued)

Field	Description
11–8	Reserved.
7–4 ISA	ISA revision. Defines the instruction-set architecture (ISA) revision level implemented in ColdFire processor core. 0000 ISA_A 0001 ISA_B 0010 ISA_C 1000 ISA_A+ (This is the value used for this device.) Else Reserved
3–0 DEBUG	Debug module revision number. Defines revision level of the debug module used in the ColdFire processor core. 0000 DEBUG_A 0001 DEBUG_B 0010 DEBUG_C 0011 DEBUG_D 0100 DEBUG_E 1001 DEBUG_B+ 1011 DEBUG_D+ 1111 DEBUG_D+PST Buffer Else Reserved

Information loaded into D1 defines the local memory hardware configuration as shown in the figure below.



Figure 2-19. D1 Hardware Configuration Info



Field	Description
31–30 CLSZ	Cache line size. This field is fixed to a hex value of 0x0 indicating a 16-byte cache line size.
29–28 CCAS	Configurable cache associativity.00Four-way01Direct mapped (This is the value used for this device)ElseReserved for future use



**ColdFire Flash Module (CFM)** 

IPSBAR Offset	Bits 31–24	Bits 23–16	Bits 15–8	Bits 7–0	Access <sup>1</sup>
0x1D_0014		CFMSACC			S
0x1D_0018		CFMDACC			S
0x1D_001C	Reserved <sup>2</sup>			S	
0x1D_0020	CFMUSTAT		Reserved <sup>2</sup>		S
0x1D_0024	CFMCMD		Reserved <sup>2</sup>		S

 Table 6-3. CFM Register Address Map

<sup>1</sup> S = Supervisor access only. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.

<sup>2</sup> Addresses not assigned to a register and undefined register bits are reserved for expansion. Write accesses to these reserved address spaces and reserved register bits have no effect.

## 6.3.4 Register Descriptions

The Flash registers are described in this subsection.

### 6.3.4.1 CFM Configuration Register (CFMCR)

The CFMCR is used to configure and control the operation of the CFM array.



#### Figure 6-4. CFM Module Configuration Register (CFMCR)

Bits 10 -5 in the CFMCR register are readable and writable with restrictions.

#### Table 6-4. CFMCR Field Descriptions

Bits	Name	Description
15–11	_	Reserved, should be cleared.
10	LOCK	<ul> <li>Write lock control. The LOCK bit is always readable and is set once.</li> <li>CFMPROT, CMFSACC, and CFMDACC register are write-locked.</li> <li>CFMPROT, CMFSACC, and CFMDACC register are writable.</li> </ul>
9	PVIE	<ul> <li>Protection violation interrupt enable. The PVIE bit is readable and writable. The PVIE bit enables an interrupt in case the protection violation flag, PVIOL, is set.</li> <li>1 An interrupt will be requested whenever the PVIOL flag is set.</li> <li>0 PVIOL interrupts disabled.</li> </ul>
8	AEIE	<ul> <li>Access error interrupt enable. The AEIE bit is readable and writable. The AEIE bit enables an interrupt in case the access error flag, ACCERR, is set.</li> <li>1 An interrupt will be requested whenever the ACCERR flag is set.</li> <li>0 ACCERR interrupts disabled.</li> </ul>



Power Management

# 7.2.3.2 Low-Power Control Register (LPCR)

The LPCR controls chip operation and module operation during low-power modes.



Figure 7-2. Low-Power Control Register (LPCR)

Bits	Name	Description
7–6	LPMD	Low-power mode select. Used to select the low-power mode the chip enters once the ColdFire CPU executes the STOP instruction. These bits must be written prior to instruction execution for them to take effect. The LPMD[1:0] bits are readable and writable in all modes. Table 7-5 illustrates the four different power modes that can be configured with the LPMD bit field.
5	—	Reserved, should be cleared.
4–3	STPMD	PLL/CLKOUT stop mode. Controls PLL and CLKOUT operation in stop mode as shown in Table 7-6
2	—	Reserved, should be cleared.
1	LVDSE	LDV standby enable. Controls whether the PMM enters VREG Standby Mode (LVD disabled) or VREG Pseudo-Standby (LVD enabled) mode when the PMM receives a power down request. This bit has no effect if the RCR[LVDE] bit is a logic 0. 1 VREG Pseudo-Standby mode (LVD enabled on power down request). 0 VREG Standby mode (LVD disabled on power down request).
0	—	Reserved, should be cleared.

#### Table 7-5. Low-Power Modes

LPMD[1:0]	Mode
11	STOP
10	WAIT
01	DOZE
00	RUN



**Chip Select Module** 



```
External Interface Module (EIM)
```







Figure 13-14 shows a line access read with one wait state programmed in CSCR*n* to give the peripheral or memory more time to return read data. This figure follows the same execution as a zero-wait state read burst with the exception of an added wait state.



Bit	Name	Description				
10–8	CBM	Command and bank MUX [2:0]. Because different SDRAM configurations cause the command and bank select lines to correspond to different addresses, these resources are programmable. CBM determines the addresses onto which these functions are multiplexed. <b>Note:</b> It is important to set CBM according to the location of the command bit.				
			СВМ	Command Bit	Bank Select Bits	
			000	17	18 and up	
			001	18	19 and up	
			010	19	20 and up	
			011	20	21 and up	
			100	21	22 and up	
			101	22	23 and up	
			110	23	24 and up	
			111	24	25 and up	
		This encoding and the ac select bits include a base	ddress multiplexi e bit and all addr	ing scheme handle ress bits above for	common SDRAM	organizations. Bank ple bank select bits.
7		Reserved, should be clea	ared.			
6	IMRS	Initiate mode register set (MRS) command. Setting IMRS generates a MRS command to the associated SDRAMs. In initialization, IMRS should be set only after all DRAM controller registers are initialized and PALL and REFRESH commands have been issued. After IMRS is set, the next access to an SDRAM block programs the SDRAM's mode register. Thus, the address of the access should be programmed to place the correct mode information on the SDRAM address pins. Because the SDRAM does not register this information, it doesn't matter if the IMRS access is a read or a write or what, if any, data is put onto the data bus. The DRAM controller clears IMRS after the MRS command finishes. 0 Take no action 1 Initiate MRS command				
5–4	PS	Port size. Indicates the per associated SDRAM acce 00 32-bit port 01 8-bit port 1x 16-bit port	ort size of the as esses. PS function	sociated block of S ons the same in as	DRAM, which allow ynchronous operati	s for dynamic sizing of on.
3	IP	<ul> <li>Initiate precharge all (PAI finished. Accesses via IF</li> <li>0 Take no action.</li> <li>1 A PALL command is se executed after all DRA appropriate SDRAM a</li> </ul>	L) command. The should be no we have a solution of the association of	ne DRAM controlle ider than the port s ated SDRAM block pisters are program as the PALL comma	r clears IP after the size programmed in During initializatio med. After IP is set nd to the SDRAM b	PALL command is PS. n, this command is , the next write to an block.
2–0	—	Reserved, should be clea	ared.			

#### Table 15-5. DACRn Field Descriptions (continued)



Synchronous DRAM Controller Module

Bits	Name	Setting	Description
3	IP	0	Indicates precharge has not been initiated.
2–0	—		Reserved. Don't care.

Table 15-28. DACR Initialization Values (continued)

### 15.3.4 DMR Initialization

Again, in this example only the second 512-Kbyte block of each 1-Mbyte space is accessed in each bank. In addition, the SDRAM component is mapped only to readable and writable supervisor and user data. The DMRs have the following configuration.



#### Figure 15-14. DMR0 Register

With this configuration, the DMR0 =  $0x0074_{-}0075$ , as described in Table 15-29.

Table 15-29. DMR0 Initialization Values

Bits	Name	Setting	Description
31–18	BAM		With bits 17 and 16 as don't cares, $BAM = 0x0074$ , which leaves bank select bits and upper 512K select bits unmasked. Note that bits 22 and 21 are set because they are used as bank selects; bit 20 is set because it controls the 1-Mbyte boundary address.
17–16	_		Reserved. Don't care.
15–9	_		Reserved. Don't care.
8	WP	0	Allow reads and writes
7	_		Reserved. Don't care.
6	C/I	1	Disable CPU space access.
5	AM	1	Disable alternate master access.
4	SC	1	Disable supervisor code accesses.
3	SD	0	Enable supervisor data accesses.
2	UC	1	Disable user code accesses.
1	UD	0	Enable user data accesses.
0	V	1	Enable accesses.



# Chapter 17 Fast Ethernet Controller (FEC)

# 17.1 Introduction

This chapter provides a feature-set overview, a functional block diagram, and transceiver connection information for the 10 and 100 Mbps MII (media independent interface), as well as the 7-wire serial interface. Additionally, detailed descriptions of operation and the programming model are included.

### NOTE

The MCF5214 and MCF5216 do NOT contain an FEC module.

## 17.1.1 Overview

The Ethernet media access controller (MAC) supports 10 and 100 Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports three different standard MAC-PHY (physical) interfaces for connection to an external Ethernet transceiver. The FEC supports the 10/100 Mbps MII and the 10 Mbps-only 7-wire interface.

### NOTE

The GPIO module must be configured to enable the peripheral function of the appropriate pins (refer to Chapter 26, "General Purpose I/O Module") prior to configuring the FEC.

## 17.1.2 Block Diagram

Figure 17-1 shows the block diagram of the FEC. The FEC is implemented with a combination of hardware and microcode. The off-chip (Ethernet) interfaces are compliant with industry and IEEE 802.3 standards.



Fast Ethernet Controller (FEC)

Field	Description
31–30 ST	Start of frame delimiter. These bits must be programmed to 0b01 for a valid MII management frame.
29–28 OP	Operation code. 00 Write frame operation, but not MII compliant. 01 Write frame operation for a valid MII management frame. 10 Read frame operation for a valid MII management frame. 11 Read frame operation, but not MII compliant.
27–23 PA	PHY address. This field specifies one of up to 32 attached PHY devices.
22–18 RA	Register address. This field specifies one of up to 32 registers within the specified PHY device.
17–16 TA	Turn around. This field must be programmed to 10 to generate a valid MII management frame.
15–0 DATA	Management frame data. This is the field for data to be written to or read from the PHY register.

#### Table 17-10. MMFR Field Descriptions

To perform a read or write operation on the MII Management Interface, write the MMFR register. To generate a valid read or write management frame, ST field must be written with a 01 pattern, and the TA field must be written with a 10. If other patterns are written to these fields, a frame is generated, but does not comply with the IEEE 802.3 MII definition.

To generate an IEEE 802.3-compliant MII Management Interface write frame (write to a PHY register), the user must write {01 01 PHYAD REGAD 10 DATA} to the MMFR register. Writing this pattern causes the control logic to shift out the data in the MMFR register following a preamble generated by the control state machine. During this time, contents of the MMFR register are altered as the contents are serially shifted and are unpredictable if read by the user. After the write management frame operation completes, the MII interrupt is generated. At this time, contents of the MMFR register match the original value written.

To generate an MII management interface read frame (read a PHY register), the user must write {01 10 PHYAD REGAD 10 XXXX} to the MMFR register (the content of the DATA field is a don't care). Writing this pattern causes the control logic to shift out the data in the MMFR register following a preamble generated by the control state machine. During this time, contents of the MMFR register are altered as the contents are serially shifted and are unpredictable if read by the user. After the read management frame operation completes, the MII interrupt is generated. At this time, the contents of the MMFR register match the original value written except for the DATA field whose contents are replaced by the value read from the PHY register.

If the MMFR register is written while frame generation is in progress, the frame contents are altered. Software must use the MII interrupt to avoid writing to the MMFR register while frame generation is in progress.



IPSBAR Offset	Bits 15–8	Bits 7–0	Access <sup>1</sup>
0x0014_0000	Watchdog Control Register (WCR)		S
0x0014_0002	Watchdog Modulus Register (WMR)		S
0x0014_0004	Watchdog Count F	S/U	
0x0014_0006	Watchdog Service Register (WSR)		S/U

Table 18-2. Watchdog Timer Module Memory Map

<sup>1</sup> S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.

# 18.5.2 Registers

The watchdog timer programming model consists of these registers:

- Watchdog control register (WCR), which configures watchdog timer operation
- Watchdog modulus register (WMR), which determines the timer modulus reload value
- Watchdog count register (WCNTR), which provides visibility to the watchdog counter value
- Watchdog service register (WSR), which requires a service sequence to prevent reset

## 18.5.2.1 Watchdog Control Register (WCR)

The 16-bit WCR configures watchdog timer operation.



Figure 18-2. Watchdog Control Register (WCR)









### 23.4.2.2 Receiver

The receiver is enabled through its UCR*n*, as described in Section 23.3.5, "UART Command Registers (UCRn)."

When the receiver detects a high-to-low (mark-to-space) transition of the start bit on URXD*n*, the state of URXD*n* is sampled eight times on the edge of the bit time clock starting one-half clock after the transition (asynchronous operation) or at the next rising edge of the bit time clock (synchronous operation). If URXD*n* is sampled high, start bit is invalid and the search for the valid start bit begins again.

If URXD*n* remains low, a valid start bit is assumed. The receiver continues sampling the input at one-bit time intervals at the theoretical center of the bit until the proper number of data bits and parity, if any, is assembled and one stop bit is detected. Data on the URXD*n* input is sampled on the rising edge of the programmed clock source. The lsb is received first. The data then transfers to a receiver holding register and USR*n*[RXRDY] is set. If the character is less than 8 bits, the most significant unused bits in the receiver holding register are cleared.

After the stop bit is detected, receiver immediately looks for the next start bit. However, if a non-zero character is received without a stop bit (framing error) and URXD*n* remains low for one-half of the bit period after the stop bit is sampled, receiver operates as if a new start bit were detected. Parity error,



	Base ID ID28ID18	I D E	Extended ID ID17ID0	Match
MB2-Id	1111111000	0		
MB3-Id	1111111000	1	01010101010101010101	
MB4-Id	00000011111	0		
MB5-Id	00000011101	1	01010101010101010101	
MB14-Id	1111111000	1	01010101010101010101	
Rx_Global_Mas k	11111111110		11111100000000001	
Rx_Msg in	1111111001	1	0101010101010101010101	3 <sup>1</sup>
Rx_Msg in	1111111001	0		2 <sup>2</sup>
Rx_Msg in	1111111001	1	01010101010101010100	3
Rx_Msg in	0111111000	0		4
Rx_Msg in	0111111000	1	01010101010101010101	5
Rx_14_Mask	01111111111		111111000000000000	
Rx_Msg in	1011111000	1	0101010101010101010101	6
Rx_Msg in	0111111000	1	01010101010101010101	14 <sup>7</sup>

 Table 25-15. Mask examples for Normal/Extended Messages

<sup>1</sup> Match for Extended Format (MB3).

<sup>2</sup> Match for Standard Format. (MB2).

<sup>3</sup> Un-Match for MB3 because of ID0.

<sup>4</sup> Un-Match for MB2 because of ID28.

<sup>5</sup> Un-Match for MB3 because of ID28, Match for MB14.

<sup>6</sup> Un-Match for MB14 because of ID27.

<sup>7</sup> Match for MB14.

### 25.5.7.1 Receive Mask Registers (RXGMASK, RX14MASK, RX15MASK)

The Rx global mask register (RXGMASK) is composed of 4 bytes. The mask bits are applied to all Rx-Identifiers excluding Rx-buffers 14-15, that have their specific Rx-mask registers (RX14MASK and RX15MASK).



Reset Controller Module



Figure 29-1. Reset Controller Block Diagram

# 29.3 Signals

Table 29-1 provides a summary of the reset controller signal properties. The signals are described in the following paragraphs.

Table 29-1. Reset Controller Signal Properties

Name	Direction	Input Hysteresis	Input Synchronization
RSTI	I	Y	Y <sup>1</sup>
RSTO	0	_	_

<sup>1</sup> RSTI is always synchronized except when in low-power stop mode.

## 29.3.1 RSTI

Asserting the external  $\overline{\text{RSTI}}$  for at least four rising CLKOUT edges causes the external reset request to be recognized and latched.

# 29.3.2 **RSTO**

<u>This active-low output signal is driven low when the internal reset controller module resets the chip.</u> When RSTO is active, the user can drive override options on the data bus.

# 29.4 Memory Map and Registers

The reset controller programming model consists of these registers:

- Reset control register (RCR), which selects reset controller functions
- Reset status register (RSR), which reflects the state of the last reset source

See Table 29-2 for the memory map and the following paragraphs for a description of the registers.

Bits	Name	Description
2–0	ТМ	Transfer modifier. Compared with the local bus transfer modifier signals, which give supplementalinformation for each transfer type. $TT = 00$ (normal mode):000 Explicit cache line push001 User data access010 User code access011 Reserved100 Reserved101 Supervisor data access111 Reserved112 Enveloperation of the explicit code access113 Supervisor code access114 Reserved115 Supervisor code access116 Emulator mode):0xx-100 Reserved107 Emulator mode data access110 Emulator mode data access111 Reserved111 Reserved112 Enulator mode code access111 Reserved113 Enulator mode data access114 Reserved115 Enulator mode code access116 Enulator mode data access117 Enulator mode code access118 Reserved119 Enulator mode code access111 Reserved111 Reserved112 Enulator mode code access111 Reserved113 Enulator mode code access114 Reserved115 Enulator mode code access116 Enulator mode code access117 Enulator mode code access118 Reserved119 Enulator mode code access111 Reserved111 Interr

## 30.4.3 Address Breakpoint Registers (ABLR, ABHR)

The ABLR and ABHR, shown in Figure 30-6, define regions in the processor's data address space that can be used as part of the trigger. These register values are compared with the address for each transfer on the processor's high-speed local bus. The trigger definition register (TDR) identifies the trigger as one of three cases:

- 1. Identical to the value in ABLR
- 2. Inside the range bound by ABLR and ABHR inclusive
- 3. Outside that same range

	31 0
Field	Address
Reset	_
R/W	Write only. ABHR is accessible in supervisor mode as debug control register 0x0C using the WDEBUG instruction and via the BDM port using the RDMREG and WDMREG commands. ABLR is accessible in supervisor mode as debug control register 0x0D using the WDEBUG instruction and via the BDM port using the WDMREG command.
DRc[4-0]	0x0D (ABLR); 0x0C (ABHR)
	Figure 30-6. Address Breakpoint Registers (ABLR, ABHR)



### NOTE

The debug module has no hardware interlocks, so to prevent spurious breakpoint triggers while the breakpoint registers are being loaded, disable TDR (by clearing TDR[29,13]) before defining triggers.

A write to TDR clears the CSR trigger status bits, CSR[BSTAT].





Table 30-14 describes TDR fields.

Bits	Name	Description
31–30	TRC	<ul> <li>Trigger response control. Determines how the processor responds to a completed trigger condition.</li> <li>The trigger response is always displayed on DDATA.</li> <li>00 Display on DDATA only</li> <li>01 Processor halt</li> <li>10 Debug interrupt</li> <li>11 Reserved</li> </ul>
15–14	LxT	Level-x trigger. This is a Rev. B function only. The Level-x Trigger bit determines the logic operation for the trigger between the PC_condition and the (Address_range & Data_condition) where the inclusion of a Data condition is optional. The ColdFire debug architecture supports the creation of single or double-level triggers. TDR[15] 0 Level-2 trigger = PC_condition & Address_range & Data_condition 1 Level-2 trigger = PC_condition   (Address_range & Data_condition) TDR[14] 0 Level-1 trigger = PC_condition & Address_range & Data_condition 1 Level-1 trigger = PC_condition   (Address_range & Data_condition
29/13	EBL	Enable breakpoint. Global enable for the breakpoint trigger. Setting TDR[EBL] enables a breakpoint trigger. Clearing it disables all breakpoints at that level.



#### **Debug Support**

S	Data Field [15:0]	
16	15 0	)

#### Figure 30-13. Receive BDM Packet

Table 30-15 describes receive BDM packet fields.

#### Table 30-15. Receive BDM Packet Field Description

Bits	Name	Description		
16	S	Status. Indicates the status of CPU-generated messages listed below. The not-ready response can be ignored unless a memory-referencing cycle is in progress. Otherwise, the debug module can accept a new serial transfer after 32 processor clock periods. <u>S DataMessage</u> 0 xxxxValid data transfer 0 0xFFFFStatus OK 1 0x0000Not ready with response; come again 1 0x0001Error—Terminated bus cycle; data invalid 1 0xFFFFIllegal command		
15–0	D	Data. Contains the message to be sent from the debug module to the development system. The response message is always a single word, with the data field encoded as shown above.		

### 30.5.2.2 Transmit Packet Format

The basic transmit packet, Figure 30-14, consists of 16 data bits and 1 control bit.



#### Figure 30-14. Transmit BDM Packet

Table 30-16 describes transmit BDM packet fields.

Table 30-16	. Transmit	BDM Packet	Field	Description
-------------	------------	------------	-------	-------------

Bits	Name	Description
16	С	Control. This bit is reserved. Command and data transfers initiated by the development system should clear C.
15–0	D	Data bits 15–0. Contains the data to be sent from the development system to the debug module.

## 30.5.3 BDM Command Set

Table 30-17 summarizes the BDM command set. Subsequent paragraphs contain detailed descriptions of each command. Issuing a BDM command when the processor is accessing debug module registers using the WDEBUG instruction causes undefined behavior.



#### IEEE 1149.1 Test Access Port (JTAG)

The DSCLK pin clocks the serial communication port to the debug module. Maximum frequency is 1/5 the processor clock speed. At the rising edge of DSCLK, the data input on DSI is sampled and DSO changes state.

### 31.3.1.6 TDO/DSO — Test Data Output / Development Serial Output

The TDO pin is the LSB-first data output. Data is clocked out of TDO on the falling edge of TCLK. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states.

The DSO pin provides serial output data in BDM mode.

# 31.4 Memory Map/Register Definition

### 31.4.1 Memory Map

The JTAG module registers are not memory mapped and are only accessible through the TDO/DSO pin.

### 31.4.2 Register Descriptions

All registers are shift-in and parallel load.

### 31.4.2.1 Instruction Shift Register (IR)

The JTAG module uses a 4-bit shift register with no parity. The IR transfers its value to a parallel hold register and applies an instruction on the falling edge of TCLK when the TAP state machine is in the update-IR state. To load an instruction into the shift portion of the IR, place the serial data on the TDI pin before each rising edge of TCLK. The MSB of the IR is the bit closest to the TDI pin, and the LSB is the bit closest to the TDO pin.

### 31.4.2.2 IDCODE Register

The IDCODE is a read-only register; its value is chip dependent. For more information, see Section 31.5.3.2, "IDCODE Instruction."







IEEE 1149.1 Test Access Port (JTAG)



initialization 15-23 settings 15-18 timers DTIM capture (DTCRn) 21-7 counters (DTCNn) 21-8 event (DTERn) 21-5 mode (DTMRn) 21-3 reference (DTRRn) 21-7 PIT control and status (PCSR) 19-3 count (PCNTR) 19-5 modulus (PMR) 19-5 UART modules auxiliary control (UACRn) 23-13 baud rate generator (UBG1n/UBG2n) 23-15 clock select (UCSRn) 23-9 command (UCRn) 23-9 input port (UIPn) 23-15 input port change (UIPCRn) 23-12 interrupt status/mask (UISRn/UIMRn) 23-13 mode 1 (UMR1n) 23-5 mode 2 (UMRn) 23-6 output port command (UOP1n/UOP0n) 23-16 receive buffers (URBn) 23-11 status (USRn) 23-8 transmit buffers (UTBn) 23-12 watchdog timer control (WCR) 18-3 count (WCNTR) 18-5 modulus (WMR) 18-4 service (WSR) 18-5 Remote frames 25-11 Reset controller block diagram 29-1 control flow 29-7 electrical characteristics reset and configuration override timing 33-19 features 29-1 low-power modes 7-9 memory map 29-2 overview 29-1 registers control (RCR) 29-3 status (RSR) 29-4 requests internal 29-9 synchronous 29-9 sources of reset 29-5 external reset 29-6 LDV reset 29-6 loss-of-clock reset 29-6 loss-of-lock reset 29-6

power-on reset 29-6 software reset 29-6 watchdog timer reset 29-6 status flags 29-10 timing diagrams RSTI and configuration override 33-20 Run mode 7-5 Rx/Tx frames 25-6

#### S

SACU features 8-12 overview 8-11 SAMPLE/PRELOAD instructions 31-7 Sampling mode (SAMP) 25-21 S-clock 25-12 SCM features 8-1 low-power modes 7-7 memory map 8-2, 8-12 overview 8-1 registers bus master park (MPARK) 8-9 core reset status (CRSR) 8-5 core watchdog control (CWCR) 8-5 core watchdog service (CWSR) 8-7 grouped peripheral access control (GPACRn) 8-15 **IPSBAR 8-2** master privilege (MPR) 8-13 peripheral access control (PACRn) 8-13 RAMBAR 5-1, 8-3 SACU 8-11 features 8-12 overview 8-11 SDRAM controller auto-refresh 15-15 block diagram 15-1 burst page mode 15-13 definitions 15-1 example DACR initialization 15-20 DCR initialization 15-20 DMR initialization 15-22 initialization code 15-23 interface configuration 15-20 initialization 15-17 interfacing 15-13 memory map 15-4 operation general 15-3 low-power modes 7-7 synchronous



\_\_\_\_\_