

Welcome to [E-XFL.COM](#)

Understanding Embedded - DSP (Digital Signal Processors)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of Embedded - DSP (Digital Signal Processors)

Details

Product Status	Obsolete
Type	Floating Point
Interface	Host Interface, Link Port, Serial Port
Clock Rate	33MHz
Non-Volatile Memory	External
On-Chip RAM	512kB
Voltage - I/O	5.00V
Voltage - Core	5.00V
Operating Temperature	-40°C ~ 100°C (TC)
Mounting Type	Surface Mount
Package / Case	240-BFCQFP Exposed Pad
Supplier Device Package	240-CQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21060cz-133

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC




Figure 3. Shared Memory Multiprocessing System

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE® Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2-row 7-pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector for ADSP-2106x EZ-ICE Emulator
(Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1×0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing.

When the connector is not being used for emulation, place jumpers on the Bxxx pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie BTRST to GND and tie or pull up BTCK to V_{DD}. The TRST pin must be asserted (pulsed low) after power-up (through BTRST on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, and 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as shown in Table 4.

Table 4. Core Instruction Rate/CLKIN Ratio Selection

Signal	Termination
TMS	Driven Through 22 Ω Resistor (16 mA Driver)
TCK	Driven at 10 MHz Through 22 Ω Resistor (16 mA Driver)
TRST ¹	Active Low Driven Through 22 Ω Resistor (16 mA Driver) (Pulled-Up by On-Chip 20 kΩ Resistor)
TDI	Driven by 22 Ω Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 kΩ Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

¹TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN, and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a “clock tree” using multiple drivers to minimize skew. (See Figure 7 and “JTAG Clock Tree” and “Clock Distribution” in the “High Frequency Design Considerations” section of the *ADSP-2106x User’s Manual*, Revision 2.1.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User’s Guide and Reference*.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

ADSP-21060L/ADSP-21062L SPECIFICATIONS

Note that component specifications are subject to change without notice.

OPERATING CONDITIONS (3.3 V)

Parameter	Description	A Grade		C Grade		K Grade		Unit
		Min	Max	Min	Max	Min	Max	
V_{DD}	Supply Voltage	3.15	3.45	3.15	3.45	3.15	3.45	V
T_{CASE}	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
V_{IH}^1	High Level Input Voltage @ V_{DD} = Max	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	V
V_{IH}^2	High Level Input Voltage @ V_{DD} = Max	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	V
$V_{IL}^{1,2}$	Low Level Input Voltage @ V_{DD} = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

¹ Applies to input and bidirectional pins: DATA47–0, ADDR31–0, RD, WR, SW, ACK, SBTS, IRQ2–0, FLAG3–0, HGB, CS, DMAR1, DMAR2, BR6–1, ID2–0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

² Applies to input pins: CLKIN, RESET, TRST.

ELECTRICAL CHARACTERISTICS (3.3 V)

Parameter	Description	Test Conditions	Min	Max	Unit
$V_{OH}^{1,2}$	High Level Output Voltage	@ V_{DD} = Min, $I_{OH} = -2.0$ mA	2.4		V
$V_{OL}^{1,2}$	Low Level Output Voltage	@ V_{DD} = Min, $I_{OL} = 4.0$ mA		0.4	V
$I_{IH}^{3,4}$	High Level Input Current	@ V_{DD} = Max, $V_{IN} = V_{DD}$ Max		10	μA
I_{IL}^3	Low Level Input Current	@ V_{DD} = Max, $V_{IN} = 0$ V		10	μA
I_{ILP}^4	Low Level Input Current	@ V_{DD} = Max, $V_{IN} = 0$ V		150	μA
$I_{OZH}^{5,6,7,8}$	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = V_{DD}$ Max		10	μA
$I_{OZL}^{5,9}$	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = 0$ V		10	μA
I_{OZHP}^9	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = V_{DD}$ Max		350	μA
I_{OZLC}^7	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = 0$ V		1.5	mA
I_{OZLA}^{10}	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = 1.5$ V		350	μA
I_{OZLAR}^8	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = 0$ V		4.2	mA
I_{OZLS}^6	Three-State Leakage Current	@ V_{DD} = Max, $V_{IN} = 0$ V		150	μA
$C_{IN}^{11,12}$	Input Capacitance	$f_{IN} = 1$ MHz, $T_{CASE} = 25^\circ\text{C}$, $V_{IN} = 2.5$ V		4.7	pF

¹ Applies to output and bidirectional pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, TIMEXP, HBG, REDY, DMAG1, DMAG2, BR6–1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, BMS, TDO, EMU, ICSA.

² See Figure 35, Output Drive Currents 3.3 V, for typical drive current capabilities.

³ Applies to input pins: ACK, SBTS, IRQ2–0, HBR, CS, DMAR1, DMAR2, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

⁴ Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

⁵ Applies to three-statable pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, HBG, REDY, DMAG1, DMAG2, BMS, BR6–1, TFSx, RFSx, TDO, EMU. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus mastership.)

⁶ Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

⁷ Applies to CPA pin.

⁸ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

⁹ Applies to three-statable pins with internal pull-downs: LxDAT3–0, LxCLK, LxACK.

¹⁰ Applies to ACK pin when keeper latch enabled.

¹¹ Applies to all signal pins.

¹² Guaranteed but not tested.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

INTERNAL POWER DISSIPATION (3.3 V)

These specifications apply to the internal power portion of V_{DD} only. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios.

Operation	Peak Activity ($I_{DDINPEAK}$)	High Activity ($I_{DDINHIGH}$)	Low Activity ($I_{DDINLOW}$)
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core memory Access	2 Per Cycle (DM and PM)	1 Per Cycle (DM)	None
Internal Memory DMA	1 Per Cycle	1 Per 2 Cycles	1 Per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

$$\%PEAK I_{DDINPEAK} + \%HIGH I_{DDINHIGH} + \%LOW I_{DDINLOW} + \\ \%IDLE I_{DDIDLE} = \text{Power Consumption}$$

Parameter	Test Conditions	Max	Unit
$I_{DDINPEAK}$ Supply Current (Internal) ¹	$t_{CK} = 30$ ns, $V_{DD} = \text{Max}$	540	mA
	$t_{CK} = 25$ ns, $V_{DD} = \text{Max}$	600	mA
$I_{DDINHIGH}$ Supply Current (Internal) ²	$t_{CK} = 30$ ns, $V_{DD} = \text{Max}$	425	mA
	$t_{CK} = 25$ ns, $V_{DD} = \text{Max}$	475	mA
$I_{DDINLOW}$ Supply Current (Internal) ²	$t_{CK} = 30$ ns, $V_{DD} = \text{Max}$	250	mA
	$t_{CK} = 25$ ns, $V_{DD} = \text{Max}$	275	mA
I_{DDIDLE} Supply Current (Idle) ³	$V_{DD} = \text{Max}$	180	mA

¹The test program used to measure $I_{DDINPEAK}$ represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

² $I_{DDINHIGH}$ is a composite average based on a range of high activity code. $I_{DDINLOW}$ is a composite average based on a range of low activity code.

³Idle denotes ADSP-2106xL state during execution of IDLE instruction.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

EXTERNAL POWER DISSIPATION (3.3 V)

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved.

Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V_{DD})

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example: Estimate P_{EXT} with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four 128K × 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of $1/(4t_{CK})$, with 50% of the pins switching
- The instruction cycle rate is 40 MHz ($t_{CK} = 25$ ns)

The P_{EXT} equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 3.3\text{ V})$$

Note that the conditions causing a worst-case P_{EXT} are different from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Table 6. External Power Calculations (3.3 V Devices)

Pin Type	No. of Pins	% Switching	× C	× f	× V_{DD}^2	= P_{EXT}
Address	15	50	× 44.7 pF	× 10 MHz	× 10.9 V	= 0.037 W
MS0	1	0	× 44.7 pF	× 10 MHz	× 10.9 V	= 0.000 W
WR	1	—	× 44.7 pF	× 20 MHz	× 10.9 V	= 0.010 W
Data	32	50	× 14.7 pF	× 10 MHz	× 10.9 V	= 0.026 W
ADDRCLK	1	—	× 4.7 pF	× 20 MHz	× 10.9 V	= 0.001 W

$$P_{EXT} = 0.074\text{ W}$$

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed Table 7 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater

than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute Maximum Ratings

Parameter	ADSP-21060/ADSP-21060C ADSP-21062	ADSP-21060L/ADSP-21060LC ADSP-21062L
	5 V	3.3 V
Supply Voltage (V_{DD})	-0.3 V to +7.0 V	-0.3 V to +4.6 V
Input Voltage	-0.5 V to $V_{DD} + 0.5$ V	-0.5 V to $V_{DD} + 0.5$ V
Output Voltage Swing	-0.5 V to $V_{DD} + 0.5$ V	-0.5 V to $V_{DD} + 0.5$ V
Load Capacitance	200 pF	200 pF
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature (5 seconds)	280°C	280°C
Junction Temperature Under Bias	130°C	130°C

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC




Figure 16. Synchronous Read/Write—Bus Master

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106xs (\overline{BRx}) or a host processor, both synchronous and asynchronous (\overline{HBR} , \overline{HBG}).

Table 18. Multiprocessor Bus Request and Host Bus Request

Parameter		5 V and 3.3 V	Unit
		Min	Max
<i>Timing Requirements</i>			
$t_{HBGRCSV}$	\overline{HBG} Low to $\overline{RD}/\overline{WR}/\overline{CS}$ Valid ¹		$20 + 5DT/4$
t_{SHBRI}	\overline{HBR} Setup Before CLKIN ²	$20 + 3DT/4$	ns
t_{HHBRI}	\overline{HBR} Hold After CLKIN ²		$14 + 3DT/4$
t_{SHBGI}	\overline{HBG} Setup Before CLKIN	$13 + DT/2$	ns
t_{HHBGI}	\overline{HBG} Hold After CLKIN High		$6 + DT/2$
t_{SBRI}	$\overline{BRx}, \overline{CPA}$ Setup Before CLKIN ³	$13 + DT/2$	ns
t_{HBRI}	$\overline{BRx}, \overline{CPA}$ Hold After CLKIN High		$6 + DT/2$
t_{SRPBAI}	RPBA Setup Before CLKIN	$21 + 3DT/4$	ns
t_{HRPBAI}	RPBA Hold After CLKIN		$12 + 3DT/4$
<i>Switching Characteristics</i>			
t_{DHBGO}	\overline{HBG} Delay After CLKIN		$7 - DT/8$
t_{HHBGO}	\overline{HBG} Hold After CLKIN	$-2 - DT/8$	ns
t_{DBRO}	\overline{BRx} Delay After CLKIN		$7 - DT/8$
t_{HBRO}	\overline{BRx} Hold After CLKIN	$-2 - DT/8$	ns
t_{DCPAO}	\overline{CPA} Low Delay After CLKIN ⁴		$8 - DT/8$
t_{TRCPA}	\overline{CPA} Disable After CLKIN	$-2 - DT/8$	$4.5 - DT/8$
t_{TRDYCS}	READY (O/D) or (A/D) Low from \overline{CS} and \overline{HBR} Low ^{5, 6}		8.5
t_{TRDYHG}	READY (O/D) Disable or READY (A/D) High from \overline{HBG} ^{6, 7}	$44 + 23DT/16$	ns
t_{ARDYTR}	READY (A/D) Disable from \overline{CS} or \overline{HBR} High ⁶		10

¹For first asynchronous access after \overline{HBR} and \overline{CS} asserted, ADDR31-0 must be a non-MMS value 1/2 t_{CK} before \overline{RD} or \overline{WR} goes low or by $t_{HBGRCSV}$ after \overline{HBG} goes low. This is easily accomplished by driving an upper address signal high when \overline{HBG} is asserted. See the “Host Processor Control of the ADSP-2106x” section in the ADSP-2106x SHARC User’s Manual, Revision 2.1.

²Only required for recognition in the current cycle.

³ \overline{CPA} assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

⁴For ADSP-21060LC, specification is 8.5 – DT/8 ns max.

⁵For ADSP-21060L, specification is 9.5 ns max, For ADSP-21060LC, specification is 11.0 ns max, For ADSP-21062L, specification is 8.75 ns max.

⁶(O/D) = open drain, (A/D) = active drive.

⁷For ADSP-21060C/ADSP-21060LC, specification is 40 + 23DT/16 ns min.




Figure 18. Multiprocessor Bus Request and Host Bus Request

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Asynchronous Read/Write—Host to ADSP-2106x

Use these specifications for asynchronous host processor accesses of an ADSP-2106x, after the host has asserted \overline{CS} and \overline{HBR} (low). After \overline{HBR} is returned by the ADSP-2106x, the host can drive the \overline{RD} and \overline{WR} pins to access the ADSP-2106x's internal memory or IOP registers. \overline{HBR} and \overline{HBG} are assumed low for this timing. Not required if and address are valid $t_{HBGRCSV}$

after goes low. For first access after asserted, ADDR31-0 must be a non-MMS value 1/2 t_{CLK} before or goes low or by $t_{HBGRCSV}$ after goes low. This is easily accomplished by driving an upper address signal high when is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x SHARC User's Manual, Revision 2.1.

Table 19. Read Cycle

Parameter		Min	5 V and 3.3 V Max	Unit
<i>Timing Requirements</i>				
t_{SADRDL}	Address Setup/ \overline{CS} Low Before \overline{RD} Low ¹	0		ns
t_{HADRDH}	Address Hold/ \overline{CS} Hold Low After \overline{RD}	0		ns
t_{WRWH}	$\overline{RD}/\overline{WR}$ High Width	6		ns
$t_{DRDH RDY}$	\overline{RD} High Delay After REDY (O/D) Disable	0		ns
$t_{DRDH RDY}$	\overline{RD} High Delay After REDY (A/D) Disable	0		ns
<i>Switching Characteristics</i>				
$t_{SDATRDY}$	Data Valid Before REDY Disable from Low	2		ns
$t_{DRDYRDL}$	REDY (O/D) or (A/D) Low Delay After \overline{RD} Low ²		10	ns
$t_{RDYP RD}$	REDY (O/D) or (A/D) Low Pulse Width for Read	45 + 21DT/16		ns
t_{HDARWH}	Data Disable After \overline{RD} High ³	2	8	ns

¹Not required if \overline{RD} and address are valid $t_{HBGRCSV}$ after \overline{HBG} goes low. For first access after \overline{HBR} asserted, ADDR31-0 must be a non-MMS value 1/2 t_{CLK} before \overline{RD} or \overline{WR} goes low or by $t_{HBGRCSV}$ after \overline{HBG} goes low. This is easily accomplished by driving an upper address signal high when \overline{HBG} is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x SHARC User's Manual, Revision 2.1.

²For ADSP-21060L, specification is 10.5 ns max; for ADSP-21060LC, specification is 12.5 ns max.

³For ADSP-21060L/ADSP-21060LC, specification is 2 ns min, 8.5 ns max.

Table 20. Write Cycle

Parameter		Min	5 V and 3.3 V Max	Unit
<i>Timing Requirements</i>				
t_{SCSWRL}	\overline{CS} Low Setup Before \overline{WR} Low	0		ns
t_{HCSWRH}	\overline{CS} Low Hold After \overline{WR} High	0		ns
t_{SADWRH}	Address Setup Before \overline{WR} High	5		ns
t_{HADWRH}	Address Hold After \overline{WR} High	2		ns
t_{WWRL}	\overline{WR} Low Width	7		ns
t_{WRWH}	$\overline{RD}/\overline{WR}$ High Width	6		ns
$t_{DWRHRDY}$	\overline{WR} High Delay After REDY (O/D) or (A/D) Disable	0		ns
t_{SDATWH}	Data Setup Before \overline{WR} High	5		ns
t_{HDATWH}	Data Hold After \overline{WR} High	1		ns
<i>Switching Characteristics</i>				
$t_{DRDYWRL}$	REDY (O/D) or (A/D) Low Delay After $\overline{WR}/\overline{CS}$ Low		10	ns
t_{RDYPWR}	REDY (O/D) or (A/D) Low Pulse Width for Write	15 + 7DT/16		ns
t_{SRDYCK}	REDY (O/D) or (A/D) Disable to CCLKIN	1 + 7DT/16	8 + 7DT/16	ns

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes, $\overline{\text{DMARx}}$ is used to initiate transfers. For Handshake mode, $\overline{\text{DMAGx}}$ controls the latching or enabling of data externally. For External handshake mode, the data transfer is controlled by the ADDR31–0, $\overline{\text{RD}}$, $\overline{\text{WR}}$, PAGE, $\overline{\text{MS3}}\text{--}0$, ACK,

and $\overline{\text{DMAGx}}$ signals. For Paced Master mode, the data transfer is controlled by ADDR31–0, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{MS3}}\text{--}0$, and ACK (not $\overline{\text{DMAG}}$). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR31–0, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{MS3}}\text{--}0$, PAGE, DATA63–0, and ACK also apply.

Table 22. DMA Handshake

Parameter	5 V and 3.3 V		Unit
	Min	Max	
<i>Timing Requirements</i>			
t_{SDRLC}	$\overline{\text{DMARx}}$ Low Setup Before CLKIN ¹	5	ns
t_{SDRHC}	$\overline{\text{DMARx}}$ High Setup Before CLKIN ¹	5	ns
t_{WDR}	$\overline{\text{DMARx}}$ Width Low (Nonsynchronous)	6	ns
$t_{SDATDGL}$	Data Setup After $\overline{\text{DMAGx}}$ Low ²		10 + 5DT/8
$t_{HDATIDG}$	Data Hold After $\overline{\text{DMAGx}}$ High	2	ns
t_{DATDRH}	Data Valid After $\overline{\text{DMARx}}$ High ²		16 + 7DT/8
t_{DMARLL}	$\overline{\text{DMARx}}$ Low Edge to Low Edge	23 + 7DT/8	ns
t_{DMARH}	$\overline{\text{DMARx}}$ Width High ²	6	ns
<i>Switching Characteristics</i>			
t_{DDGL}	$\overline{\text{DMAGx}}$ Low Delay After CLKIN	9 + DT/4	15 + DT/4
t_{WDGH}	$\overline{\text{DMAGx}}$ High Width	6 + 3DT/8	ns
t_{WDGL}	$\overline{\text{DMAGx}}$ Low Width	12 + 5DT/8	ns
t_{HDGC}	$\overline{\text{DMAGx}}$ High Delay After CLKIN	-2 - DT/8	6 - DT/8
$t_{VDATDGH}$	Data Valid Before $\overline{\text{DMAGx}}$ High ³	8 + 9DT/16	ns
$t_{DATRDGH}$	Data Disable After $\overline{\text{DMAGx}}$ High ⁴	0	7
t_{DGWRL}	$\overline{\text{WR}}$ Low Before $\overline{\text{DMAGx}}$ Low ⁵	0	2
t_{DGWRH}	$\overline{\text{DMAGx}}$ Low Before $\overline{\text{WR}}$ High	10 + 5DT/8 + W	ns
t_{DGWRR}	$\overline{\text{WR}}$ High Before $\overline{\text{DMAGx}}$ High	1 + DT/16	3 + DT/16
t_{DGRDL}	$\overline{\text{RD}}$ Low Before $\overline{\text{DMAGx}}$ Low	0	2
t_{DRDGH}	$\overline{\text{RD}}$ Low Before $\overline{\text{DMAGx}}$ High	11 + 9DT/16 + W	ns
t_{DGRDR}	$\overline{\text{RD}}$ High Before $\overline{\text{DMAGx}}$ High	0	3
t_{DGWR}	$\overline{\text{DMAGx}}$ High to $\overline{\text{WR}}$, $\overline{\text{RD}}$, $\overline{\text{DMAGx}}$ Low	5 + 3DT/8 + HI	ns
t_{DADGH}	Address/Select Valid to $\overline{\text{DMAGx}}$ High	17 + DT	ns
t_{DDGHA}	Address/Select Hold After $\overline{\text{DMAGx}}$ High ⁶	-0.5	ns

W = (number of wait states specified in WAIT register) $\times t_{CK}$.

HI = t_{CK} (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

¹ Only required for recognition in the current cycle.

² $t_{SDATDGL}$ is the data setup requirement if $\overline{\text{DMARx}}$ is not being used to hold off completion of a write. Otherwise, if $\overline{\text{DMARx}}$ low holds off completion of the write, the data can be driven t_{DATDRH} after $\overline{\text{DMARx}}$ is brought high.

³ $t_{VDATDGH}$ is valid if $\overline{\text{DMARx}}$ is not being used to hold off completion of a read. If $\overline{\text{DMARx}}$ is used to prolong the read, then $t_{VDATDGH} = t_{CK} - 0.25t_{CCLK} - 8 + (n \times t_{CK})$ where n equals the number of extra cycles that the access is prolonged.

⁴ See [Example System Hold Time Calculation on Page 48](#) for calculation of hold times given capacitive and dc loads.

⁵ For ADSP-21062/ADSP-21062L specification is -2.5 ns min, 2 ns max.

⁶ For ADSP-21060L/ADSP-21062L specification is -1 ns min.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Link Ports —1 × CLK Speed Operation

Table 23. Link Ports—Receive

Parameter		5 V		3.3 V		Unit
		Min	Max	Min	Max	
<i>Timing Requirements</i>						
t_{SLDCL}	Data Setup Before LCLK Low ¹	3.5		3		ns
t_{HLDCL}	Data Hold After LCLK Low	3		3		ns
t_{LCLKIW}	LCLK Period (1× Operation)	t_{CK}		t_{CK}		ns
$t_{LCLKRWL}$	LCLK Width Low	6		6		ns
$t_{LCLKRWH}$	LCLK Width High	5		5		ns
<i>Switching Characteristics</i>						
t_{DLAHC}	LACK High Delay After CLKIN High ^{2, 3}	18 + DT/2	28.5 + DT/2	18 + DT/2	28.5 + DT/2	ns
t_{DLALC}	LACK Low Delay After LCLK High	-3	+13	-3	+13	ns
t_{ENDLK}	LACK Enable From CLKIN	5 + DT/2		5 + DT/2		ns
t_{TDLK}	LACK Disable From CLKIN		20 + DT/2		20 + DT/2	ns

¹ For ADSP-21062, specification is 3 ns min.

² LACK goes low with t_{DLALC} relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

³ For ADSP-21060C, specification is 18 + DT/2 ns min, 29 + DT/2 ns max.

Table 24. Link Ports—Transmit

Parameter		5 V		3.3 V		Unit
		Min	Max	Min	Max	
<i>Timing Requirements</i>						
t_{SLACH}	LACK Setup Before LCLK High ¹	18		18		ns
t_{HLACH}	LACK Hold After LCLK High	-7		-7		ns
<i>Switching Characteristics</i>						
t_{DLCLK}	Data Delay After CLKIN (1× Operation) ²		15.5		15.5	ns
t_{DLDCH}	Data Delay After LCLK High ³		3		2.5	ns
t_{HLDCH}	Data Hold After LCLK High	-3		-3		ns
$t_{LCLKTWL}$	LCLK Width Low ⁴	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1$	$(t_{CK}/2) + 1.25$	ns
$t_{LCLKTWH}$	LCLK Width High ⁵	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1.25$	$(t_{CK}/2) + 1$	ns
t_{DLACK}	LCLK Low Delay After LACK High ⁶	$(t_{CK}/2) + 8.5$	$(3 \times t_{CK}/2) + 17$	$(t_{CK}/2) + 8$	$(3 \times t_{CK}/2) + 17.5$	ns
t_{ENDLK}	LACK Enable From CLKIN	5 + DT/2		5 + DT/2		ns
t_{TDLK}	LACK Disable From CLKIN		20 + DT/2		20 + DT/2	ns

¹ For ADSP-21060L/ADSP-21060C, specification is 20 ns min.

² For ADSP-21060L, specification is 16.5 ns max; for ADSP-21060LC, specification is 16.75 ns max.

³ For ADSP-21062, specification is 2.5 ns max.

⁴ For ADSP-21062, specification is $(t_{CK}/2) - 1$ ns min, $(t_{CK}/2) + 1.25$ ns max; for ADSP-21062L, specification is $(t_{CK}/2) - 1$ ns min, $(t_{CK}/2) + 1.5$ ns max; for ADSP-21060LC specification is $(t_{CK}/2) - 1$ ns min, $(t_{CK}/2) + 2.25$ ns max.

⁵ For ADSP-21062, specification is $(t_{CK}/2) - 1.25$ ns min, $(t_{CK}/2) + 1$ ns max; for ADSP-21062L, specification is $(t_{CK}/2) - 1.5$ ns min, $(t_{CK}/2) + 1$ ns max; for ADSP-21060C specification is $(t_{CK}/2) - 2.25$ ns min, $(t_{CK}/2) + 1$ ns max.

⁶ For ADSP-21062, specification is $(t_{CK}/2) + 8.75$ ns min, $(3 \times t_{CK}/2) + 17$ ns max; for ADSP-21062L, specification is $(t_{CK}/2) + 8$ ns min, $(3 \times t_{CK}/2) + 17$ ns max; for ADSP-21060LC specification is $(t_{CK}/2) + 8$ ns min, $(3 \times t_{CK}/2) + 18.5$ ns max.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Serial Ports

For serial ports, see Table 28, Table 29, Table 30, Table 31, Table 32, Table 33, Table 35, Figure 26, and Figure 25. To determine whether communication is possible between two devices

at clock speed n, the following specifications must be confirmed:
1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Table 28. Serial Ports—External Clock

Parameter	5 V and 3.3 V		Unit
	Min	Max	
<i>Timing Requirements</i>			
t _{SFSE}	TFS/RFS Setup Before TCLK/RCLK ¹	3.5	ns
t _{HFSE}	TFS/RFS Hold After TCLK/RCLK ^{1, 2}	4	ns
t _{SDRE}	Receive Data Setup Before RCLK ¹	1.5	ns
t _{HDRE}	Receive Data Hold After RCLK ¹	6.5	ns
t _{SCLKW}	TCLK/RCLK Width ³	9	ns
t _{SCLK}	TCLK/RCLK Period	t _{CK}	ns

¹ Referenced to sample edge.

² RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

³ For ADSP-21060/ADSP-21060C/ADSP-21060LC, specification is 9.5 ns min.

Table 29. Serial Ports—Internal Clock

Parameter	5 V and 3.3 V		Unit
	Min	Max	
<i>Timing Requirements</i>			
t _{SFSI}	TFS Setup Before TCLK ¹ ; RFS Setup Before RCLK ¹	8	ns
t _{HFSI}	TFS/RFS Hold After TCLK/RCLK ^{1, 2}	1	ns
t _{SDRI}	Receive Data Setup Before RCLK ¹	3	ns
t _{HDRI}	Receive Data Hold After RCLK ¹	3	ns

¹ Referenced to sample edge.

² RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 30. Serial Ports—External or Internal Clock

Parameter	5 V and 3.3 V		Unit
	Min	Max	
<i>Switching Characteristics</i>			
t _{DFSE}	RFS Delay After RCLK (Internally Generated RFS) ¹	13	ns
t _{HOFSE}	RFS Hold After RCLK (Internally Generated RFS) ¹	3	ns

¹ Referenced to drive edge.

Table 31. Serial Ports—External Clock

Parameter	5 V and 3.3 V		Unit
	Min	Max	
<i>Switching Characteristics</i>			
t _{DFSE}	TFS Delay After TCLK (Internally Generated TFS) ¹	13	ns
t _{HOFSE}	TFS Hold After TCLK (Internally Generated TFS) ¹	3	ns
t _{DDTE}	Transmit Data Delay After TCLK ¹	16	ns
t _{HDTE}	Transmit Data Hold After TCLK ¹	5	ns

¹ Referenced to drive edge.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

JTAG Test Access Port and Emulation

For JTAG Test Access Port and Emulation, see [Table 36](#) and [Figure 27](#).

Table 36. JTAG Test Access Port and Emulation

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t_{TCK}	TCK Period		t_{TCK}	ns
t_{STAP}	TDI, TMS Setup Before TCK High	5		ns
t_{HTAP}	TDI, TMS Hold After TCK High	6		ns
t_{SSYS}	System Inputs Setup Before TCK Low ¹	7		ns
t_{HSYS}	System Inputs Hold After TCK Low ^{1, 2}	18		ns
t_{TRSTW}	\overline{TRST} Pulse Width	4 t_{TCK}		ns
<i>Switching Characteristics</i>				
t_{DTDO}	TDO Delay from TCK Low		13	ns
t_{DSYS}	System Outputs Delay After TCK Low ³		18.5	ns

¹ System Inputs = DATA63–0, ADDR31–0, RD, WR, ACK, SBTS, HBR, HBG, CS, DMARI, DMAR2, BR6–1, ID2–0, RPBA, IRQ2–0, FLAG3–0, PA, BRST, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7–0, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET.

² For ADSP-21060L/ADSP-21060LC/ADSP-21062L, specification is 18.5 ns min.

³ System Outputs = DATA63–0, ADDR31–0, MS3–0, RD, WR, ACK, PAGE, CLKOUT, HBG, REDY, DMAG1, DMAG2, BR6–1, PA, BRST, CIF, FLAG3–0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7–0, LxCLK, LxACK, BMS.




Figure 27. JTAG Test Access Port and Emulation

TEST CONDITIONS

For the ac signal specifications (timing parameters), see [Timing Specifications on Page 21](#). These specifications include output disable time, output enable time, and capacitive loading. The timing specifications for the DSP apply for the voltage reference levels in [Figure 28](#).



Figure 28. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_L , and the load current, I_L . This decay time can be approximated by the following equation:

$$P_{EXT} = \frac{C_L \Delta V}{I_L}$$

The output disable time t_{DIS} is the difference between $t_{MEASURED}$ and t_{DECAY} as shown in [Figure 29](#). The time $t_{MEASURED}$ is the interval from when the reference signal switches to when the output voltage decays ΔV from the measured output high or output low voltage. t_{DECAY} is calculated with test loads C_L and I_L , and with ΔV equal to 0.5 V.




Figure 29. Output Enable/Disable

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time t_{ENA} is the interval from when a reference signal reaches a high or low voltage level to when the

output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram ([Figure 29](#)). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose ΔV to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical ΔV will be 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i.e., t_{DATRWH} for the write cycle).

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see [Figure 30](#)). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. [Figure 32](#), [Figure 33](#), [Figure 37](#), and [Figure 38](#) show how output rise time varies with capacitance. [Figure 34](#) and [Figure 36](#) show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable Time under Test Conditions.) The graphs of [Figure 32](#), [Figure 33](#), [Figure 37](#), and [Figure 38](#) may not be linear outside the ranges shown.




Figure 30. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

Output Drive Characteristics

[Figure 31](#) shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.

225-BALL PBGA BALL CONFIGURATION

Table 40. ADSP-2106x 225-Ball Metric PBGA Ball Assignments (B-225-2)

Ball Name	Ball Number	Ball Name	Ball Number	Ball Name	Ball Number	Ball Name	Ball Number
BMS	A01	ADDR25	D01	ADDR14	G01	ADDR6	K01
ADDR30	A02	ADDR26	D02	ADDR15	G02	ADDR5	K02
<u>DMAR2</u>	A03	<u>MS2</u>	D03	ADDR16	G03	ADDR3	K03
DT1	A04	ADDR29	D04	ADDR19	G04	ADDR0	K04
RCLK1	A05	<u>DMAR1</u>	D05	GND	G05	ICSA	K05
TCLK0	A06	TFS1	D06	VDD	G06	GND	K06
RCLK0	A07	<u>CPA</u>	D07	V _{DD}	G07	V _{DD}	K07
ADRCLK	A08	<u>HBG</u>	D08	V _{DD}	G08	V _{DD}	K08
<u>CS</u>	A09	<u>DMAG2</u>	D09	V _{DD}	G09	V _{DD}	K09
CLKIN	A10	<u>BR5</u>	D10	V _{DD}	G10	GND	K10
PAGE	A11	<u>BR1</u>	D11	GND	G11	GND	K11
<u>BR3</u>	A12	DATA40	D12	DATA22	G12	DATA8	K12
DATA47	A13	DATA37	D13	DATA25	G13	DATA11	K13
DATA44	A14	DATA35	D14	DATA24	G14	DATA13	K14
DATA42	A15	DATA34	D15	DATA23	G15	DATA14	K15
<u>MS0</u>	B01	ADDR21	E01	ADDR12	H01	ADDR2	L01
<u>SW</u>	B02	ADDR22	E02	ADDR11	H02	ADDR1	L02
ADDR31	B03	ADDR24	E03	ADDR13	H03	FLAG0	L03
<u>HBR</u>	B04	ADDR27	E04	ADDR10	H04	FLAG3	L04
DR1	B05	GND	E05	GND	H05	RPBA	L05
DT0	B06	GND	E06	VDD	H06	GND	L06
DRO	B07	GND	E07	VDD	H07	GND	L07
REDY	B08	GND	E08	VDD	H08	GND	L08
<u>RD</u>	B09	GND	E09	VDD	H09	GND	L09
ACK	B10	GND	E10	VDD	H10	GND	L10
<u>BR6</u>	B11	NC	E11	GND	H11	NC	L11
<u>BR2</u>	B12	DATA33	E12	DATA18	H12	DATA4	L12
DATA45	B13	DATA30	E13	DATA19	H13	DATA7	L13
DATA43	B14	DATA32	E14	DATA21	H14	DATA9	L14
DATA39	B15	DATA31	E15	DATA20	H15	DATA10	L15
<u>MS3</u>	C01	ADDR17	F01	ADDR9	J01	FLAG1	M01
<u>MS1</u>	C02	ADDR18	F02	ADDR8	J02	FLAG2	M02
ADDR28	C03	ADDR20	F03	ADDR7	J03	TIMEXP	M03
<u>SBTS</u>	C04	ADDR23	F04	ADDR4	J04	TDI	M04
TCLK1	C05	GND	F05	GND	J05	LBOOT	M05
RFS1	C06	GND	F06	V _{DD}	J06	L5ACK	M06
TFS0	C07	V _{DD}	F07	VDD	J07	L5DAT2	M07
RFS0	C08	V _{DD}	F08	VDD	J08	L4DAT2	M08
<u>WR</u>	C09	V _{DD}	F09	V _{DD}	J09	L3DAT0	M09
<u>DMAG1</u>	C10	GND	F10	VDD	J10	L2DAT3	M10
<u>BR4</u>	C11	GND	F11	GND	J11	L1DAT1	M11
DATA46	C12	DATA29	F12	DATA12	J12	L0DAT0	M12
DATA41	C13	DATA26	F13	DATA15	J13	DATA2	M13
DATA38	C14	DATA28	F14	DATA16	J14	DATA5	M14
DATA36	C15	DATA27	F15	DATA17	J15	DATA6	M15
						L0CLK	R14
						L0DAT2	R15

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	DATA42	DATA44	DATA47	$\overline{BR3}$	PAGE	CLKIN	\overline{CS}	ADRCLK	RCLK0	TCLK0	RCLK1	DT1	$\overline{DMAR2}$	ADDR30	\overline{BMS}	
B	DATA39	DATA43	DATA45	$\overline{BR2}$	$\overline{BR6}$	ACK	\overline{RD}	REDY	DR0	DT0	DR1	\overline{HBR}	ADDR31	\overline{SW}	$\overline{MS0}$	
C	DATA36	DATA38	DATA41	DATA46	$\overline{BR4}$	DMAG1	\overline{WR}	RFS0	TFS0	RFS1	TCLK1	\overline{SBTS}	ADDR28	$\overline{MS1}$	$\overline{MS3}$	
D	DATA34	DATA35	DATA37	DATA40	$\overline{BR1}$	$\overline{BR5}$	$\overline{DMAG2}$	\overline{HBG}	\overline{CPA}	TFS1	$\overline{DMAR1}$	ADDR29	$\overline{MS2}$	ADDR26	ADDR25	
E	DATA31	DATA32	DATA30	DATA33	NC	GND	GND	GND	GND	GND	GND	ADDR27	ADDR24	ADDR22	ADDR21	
F	DATA27	DATA28	DATA26	DATA29	GND	GND	V_{DD}	V_{DD}	V_{DD}	GND	GND	ADDR23	ADDR20	ADDR18	ADDR17	
G	DATA23	DATA24	DATA25	DATA22	GND	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	GND	ADDR19	ADDR16	ADDR15	ADDR14	
H	DATA20	DATA21	DATA19	DATA18	GND	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	GND	ADDR10	ADDR13	ADDR11	ADDR12	
J	DATA17	DATA16	DATA15	DATA12	GND	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	GND	ADDR4	ADDR7	ADDR8	ADDR9	
K	DATA14	DATA13	DATA11	DATA8	GND	GND	V_{DD}	V_{DD}	V_{DD}	GND	ICSA	ADDR0	ADDR3	ADDR5	ADDR6	
L	DATA10	DATA9	DATA7	DATA4	NC	GND	GND	GND	GND	GND	RPBA	FLAG3	FLAG0	ADDR1	ADDR2	
M	DATA6	DATA5	DATA2	L0DAT0	L1DAT1	L2DAT3	L3DAT0	L4DAT2	L5DAT2	L5ACK	LBOOT	TDI	TIMEXP	FLAG2	FLAG1	
N	DATA3	DATA1	L0DAT3	L1DAT3	L1ACK	L2DAT0	L3DAT3	L3CLK	L4CLK	L5DAT1	ID2	$\overline{IRQ1}$	$\overline{IRQ0}$	TDO	\overline{EMU}	
P	DATA0	L0DAT1	L0ACK	L1DAT0	L2DAT2	L2CLK	L3DAT2	L4DAT3	L4DAT0	L5DAT3	L5CLK	ID0	EBOOT	TMS	\overline{TRST}	
R	L0DAT2	L0CLK	L1DAT2	L1CLK	L2DAT1	L2ACK	L3DAT1	L3ACK	L4DAT1	L4ACK	L5DAT0	ID1	\overline{RESET}	$\overline{IRQ2}$	TCK	

Figure 39. ADSP-21060/ADSP-21062 PBGA Ball Assignments (Top View, Summary)

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Table 42. ADSP-21060CW/21060LCW CQFP Pin Assignments (QS-240-1A, QS-240-1B)

Pin Name	Pin No.										
GND	1	DATA29	41	DMAG2	81	ADDR28	121	ADDR5	161	GND	201
DATA0	2	GND	42	ACK	82	BMS	122	GND	162	V _{DD}	202
DATA1	3	DATA30	43	CLKIN	83	SW	123	ADDR4	163	L4ACK	203
DATA2	4	DATA31	44	GND	84	MS0	124	ADDR3	164	L4CLK	204
V _{DD}	5	DATA32	45	V _{DD}	85	MS1	125	ADDR2	165	L4DAT0	205
DATA3	6	GND	46	GND	86	MS2	126	V _{DD}	166	L4DAT1	206
DATA4	7	V _{DD}	47	WR	87	MS3	127	ADDR1	167	L4DAT2	207
DATA5	8	V _{DD}	48	RD	88	GND	128	ADDR0	168	L4DAT3	208
GND	9	DATA33	49	CS	89	ADDR27	129	GND	169	GND	209
DATA6	10	DATA34	50	HBG	90	ADDR26	130	FLAG0	170	L3ACK	210
DATA7	11	DATA35	51	REDY	91	ADDR25	131	FLAG1	171	L3CLK	211
DATA8	12	NC	52	ADRCLK	92	V _{DD}	132	FLAG2	172	L3DAT0	212
V _{DD}	13	GND	53	GND	93	GND	133	FLAG3	173	L3DAT1	213
DATA9	14	DATA36	54	V _{DD}	94	V _{DD}	134	ICSA	174	L3DAT2	214
DATA10	15	DATA37	55	V _{DD}	95	ADDR24	135	EMU	175	L3DAT3	215
DATA11	16	DATA38	56	RFS0	96	ADDR23	136	TIMEXP	176	V _{DD}	216
GND	17	V _{DD}	57	RCLK0	97	ADDR22	137	TDO	177	NC	217
DATA12	18	DATA39	58	DR0	98	GND	138	V _{DD}	178	L2ACK	218
DATA13	19	DATA40	59	TFS0	99	ADDR21	139	TRST	179	L2CLK	219
DATA14	20	DATA41	60	TCLK0	100	ADDR20	140	TDI	180	L2DAT0	220
V _{DD}	21	GND	61	DT0	101	ADDR19	141	TMS	181	L2DAT1	221
DATA15	22	DATA42	62	CPA	102	V _{DD}	142	TCK	182	L2DAT2	222
DATA16	23	DATA43	63	GND	103	V _{DD}	143	IRQ0	183	L2DAT3	223
DATA17	24	DATA44	64	RFS1	104	ADDR18	144	IRQ1	184	V _{DD}	224
GND	25	V _{DD}	65	RCLK1	105	ADDR17	145	IRQ2	185	GND	225
DATA18	26	DATA45	66	DR1	106	ADDR16	146	EBOOT	186	GND	226
DATA19	27	DATA46	67	TFS1	107	GND	147	RESET	187	L1ACK	227
DATA20	28	DATA47	68	TCLK1	108	ADDR15	148	RPBA	188	L1CLK	228
V _{DD}	29	GND	69	DT1	109	ADDR14	149	LBOOT	189	L1DAT0	229
DATA21	30	V _{DD}	70	HBR	110	V _{DD}	150	ID0	190	L1DAT1	230
DATA22	31	GND	71	DMAR1	111	ADDR13	151	ID1	191	L1DAT2	231
DATA23	32	BR1	72	DMAR2	112	ADDR12	152	ID2	192	L1DAT3	232
GND	33	BR2	73	SBTS	113	ADDR11	153	GND	193	V _{DD}	233
DATA24	34	BR3	74	GND	114	GND	154	L5ACK	194	L0ACK	234
DATA25	35	BR4	75	ADDR31	115	ADDR10	155	L5CLK	195	L0CLK	235
DATA26	36	BR5	76	ADDR30	116	ADDR9	156	L5DAT0	196	L0DAT0	236
V _{DD}	37	BR6	77	ADDR29	117	ADDR8	157	L5DAT1	197	L0DAT1	237
V _{DD}	38	V _{DD}	78	V _{DD}	118	V _{DD}	158	L5DAT2	198	L0DAT2	238
DATA27	39	PAGE	79	V _{DD}	119	ADDR7	159	L5DAT3	199	L0DAT3	239
DATA28	40	DMAG1	80	GND	120	ADDR6	160	V _{DD}	200	GND	240

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

ORDERING GUIDE

Model	Notes	Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage	Package Description	Package Option
ASDP-21060CZ-133	1, 2	-40°C to +100°C	33 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Up]	QS-240-2A
ASDP-21060CZ-160	1, 2	-40°C to +100°C	40 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Up]	QS-240-2A
ASDP-21060CW-133	1, 2	-40°C to +100°C	33 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ASDP-21060CW-160	1, 2	-40°C to +100°C	40 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ADSP-21060KS-133		0°C to 85°C	33 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KSZ-133	2	0°C to 85°C	33 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KS-160		0°C to 85°C	40 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KSZ-160	2	0°C to 85°C	40 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KB-160		0°C to 85°C	40 MHz	4M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21060KBZ-160	2	0°C to 85°C	40 MHz	4M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21060LKSZ-133	2	0°C to 85°C	33 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKS-160		0°C to 85°C	40 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKSZ-160	2	0°C to 85°C	40 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKB-160		0°C to 85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LAB-160		-40°C to +85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LABZ-160	2	-40°C to +85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCB-133		-40°C to +100°C	33 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCBZ-133	2	-40°C to +100°C	33 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCW-160	1, 2	-40°C to +100°C	40 MHz	4M Bit	3.3 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ADSP-21062KS-133		0°C to 85°C	33 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KSZ-133	2	0°C to 85°C	33 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KS-160		0°C to 85°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KSZ-160	2	0°C to 85°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KB-160		0°C to 85°C	40 MHz	2M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21062KBZ-160	2	0°C to 85°C	40 MHz	2M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21062CS-160		-40°C to +100°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062CSZ-160	2	-40°C to +100°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKSZ-133	2	0°C to 85°C	33 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKS-160		0°C to 85°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKSZ-160	2	0°C to 85°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKB-160		0°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LKBZ-160	2	0°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LAB-160		-40°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LABZ-160	2	-40°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LCS-160		-40°C to +100°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LCSZ-160	2	-40°C to +100°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2

¹ Model refers to package with formed leads. For model numbers of unformed lead versions (QS-240-1B, QS-240-2B), contact Analog Devices or an Analog Devices sales representative.

² RoHS compliant part.

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D00167-0-3/13(H)



www.analog.com