




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

Product Status	Obsolete
Type	Floating Point
Interface	Host Interface, Link Port, Serial Port
Clock Rate	40MHz
Non-Volatile Memory	External
On-Chip RAM	512kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 85°C (TC)
Mounting Type	Surface Mount
Package / Case	225-BBGA
Supplier Device Package	225-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21060lab-160

CONTENTS

Summary	1	Electrical Characteristics (3.3 V)	18
General Description	4	Internal Power Dissipation (3.3 V)	19
SHARC Family Core Architecture	4	External Power Dissipation (3.3 V)	20
Memory and I/O Interface Features	5	Absolute Maximum Ratings	20
Development Tools	8	ESD Caution	21
Additional Information	9	Package Marking Information	21
Related Signal Chains	9	Timing Specifications	21
Pin Function Descriptions	10	Test Conditions	48
Target Board Connector for EZ-ICE Probe	13	Environmental Conditions	51
ADSP-21060/ADSP-21062 Specifications	15	225-Ball PBGA Ball Configuration	52
Operating Conditions (5 V)	15	240-Lead MQFP_PQ4/CQFP Pin Configuration	54
Electrical Characteristics (5 V)	15	Outline Dimensions	56
Internal Power Dissipation (5 V)	16	Surface-Mount Design	61
External Power Dissipation (5 V)	17	Ordering Guide	62
ADSP-21060L/ADSP-21062L Specifications	18		
Operating Conditions (3.3 V)	18		

REVISION HISTORY

3/13—Rev. G to Rev. H

Updated Development Tools	8
Corrected the power dissipation equation from $P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$ to $P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 3.3 \text{ V})$	
External Power Dissipation (3.3 V)	20




Figure 3. Shared Memory Multiprocessing System

Link Ports

The ADSP-2106x features six 4-bit link ports that provide additional I/O capabilities. The link ports can be clocked twice per cycle, allowing each to transfer eight bits of data per cycle. Link-port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems.

The link ports can operate independently and simultaneously, with a maximum data throughput of 240M bytes/s. Link port data is packed into 32- or 48-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

Program Booting

The internal memory of the ADSP-2106x can be booted at system power-up from an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the BMS (boot memory select), EBOOT (EPROM Boot), and LBOOT (link/host boot) pins. 32-bit and 16-bit host processors can be used for booting. The processor also supports a no-boot mode in which instruction execution is sourced from the external memory.

DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore® Embedded Studio and/or VisualDSP++®), evaluation products, emulators, and a wide variety of software add-ins.

Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite® evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip

emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders®, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on “ezkit” or “ezextender”.

EZ-KIT Lite Evaluation Kits

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of CrossCore Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

Board Support Packages for Evaluation Hardware

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- www.analog.com/ucusbd
- www.analog.com/lwip

Table 3. Pin Descriptions (Continued)

Pin	Type	Function
ACK	I/O/S	Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-2106x deasserts ACK as an output to add waitstates to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
$\overline{\text{SBTS}}$	I/S	Suspend Bus Three-State. External devices can assert $\overline{\text{SBTS}}$ (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access external memory while $\overline{\text{SBTS}}$ is asserted, the processor will halt and the memory access will not be completed until $\overline{\text{SBTS}}$ is deasserted. $\overline{\text{SBTS}}$ should only be used to recover from host processor/ADSP-2106x deadlock, or used with a DRAM controller.
$\overline{\text{IRQ2-0}}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG3-0	I/O/A	Flag Pins. Each is configured via control bits as either an input or output. As an input, they can be tested as a condition. As an output, they can be used to signal external peripherals.
TIMEXP	O	Timer Expired. Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
$\overline{\text{HBR}}$	I/A	Host Bus Request. This pin must be asserted by a host processor to request control of the ADSP-2106x's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$. To relinquish the bus, the ADSP-2106x places the address, data, select and strobe lines in a high impedance state. $\overline{\text{HBR}}$ has priority over all ADSP-2106x bus requests $\overline{\text{BR6-1}}$ in a multiprocessing system.
$\overline{\text{HBG}}$	I/O	Host Bus Grant. Acknowledges a bus request, indicating that the host processor may take control of the external bus. $\overline{\text{HBG}}$ is asserted (held low) by the ADSP-2106x until $\overline{\text{HBR}}$ is released. In a multiprocessing system, $\overline{\text{HBG}}$ is output by the ADSP-2106x bus master and is monitored by all others.
$\overline{\text{CS}}$	I/A	Chip Select. Asserted by host processor to select the ADSP-2106x.
REDY	O (O/D)	Host Bus Acknowledge. The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ inputs are asserted.
$\overline{\text{DMAR2-1}}$	I/A	DMA Request 1 (DMA Channel 7) and DMA Request 2 (DMA Channel 8).
$\overline{\text{DMAG2-1}}$	O/T	DMA Grant 1 (DMA Channel 7) and DMA Grant 2 (DMA Channel 8).
$\overline{\text{BR6-1}}$	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-2106xs to arbitrate for bus master-ship. An ADSP-2106x only drives its own $\overline{\text{BRx}}$ line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused $\overline{\text{BRx}}$ pins should be pulled high; the processor's own $\overline{\text{BRx}}$ line must not be pulled high or low because it is an output.
$\overline{\text{ID2-0}}$	O (O/D)	Multiprocessing ID. Determines which multiprocessing bus request ($\overline{\text{BR1- BR6}}$) is used by ADSP-2106x. ID = 001 corresponds to $\overline{\text{BR1}}$, ID = 010 corresponds to $\overline{\text{BR2}}$, etc. ID = 000 in single-processor systems. These lines are a system configuration selection that should be hardwired or changed at reset only.
RPBA	I/S	Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.
$\overline{\text{CPA}}$	I/O (O/D)	Core Priority Access. Asserting its $\overline{\text{CPA}}$ pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{\text{CPA}}$ is an open drain output that is connected to all ADSP-2106xs in the system. The $\overline{\text{CPA}}$ pin has an internal 5 k Ω pull-up resistor. If core access priority is not required in a system, the $\overline{\text{CPA}}$ pin should be left unconnected.
DTx	O	Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k Ω internal pull-up resistor.
DRx	I	Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k Ω internal pull-up resistor.
TCLKx	I/O	Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k Ω internal pull-up resistor.
RCLKx	I/O	Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k Ω internal pull-up resistor.

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when $\overline{\text{SBTS}}$ is asserted, or when the ADSP-2106x is a bus slave)

EXTERNAL POWER DISSIPATION (3.3 V)

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved.

Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V_{DD})

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example: Estimate P_{EXT} with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four 128K $\times$ 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of $1/(4t_{CK})$, with 50% of the pins switching
- The instruction cycle rate is 40 MHz ($t_{CK} = 25$ ns)

The P_{EXT} equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 3.3 \text{ V})$$

Note that the conditions causing a worst-case P_{EXT} are different from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Table 6. External Power Calculations (3.3 V Devices)

Pin Type	No. of Pins	% Switching	$\times C$	$\times f$	$\times V_{DD}^2$	= P_{EXT}
Address	15	50	$\times 44.7$ pF	$\times 10$ MHz	$\times 10.9$ V	= 0.037 W
$\overline{MS0}$	1	0	$\times 44.7$ pF	$\times 10$ MHz	$\times 10.9$ V	= 0.000 W
$\overline{WR}$	1	–	$\times 44.7$ pF	$\times 20$ MHz	$\times 10.9$ V	= 0.010 W
Data	32	50	$\times 14.7$ pF	$\times 10$ MHz	$\times 10.9$ V	= 0.026 W
ADDRCLK	1	–	$\times 4.7$ pF	$\times 20$ MHz	$\times 10.9$ V	= 0.001 W

$P_{EXT} = 0.074$ W

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed [Table 7](#) may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater

than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute Maximum Ratings

Parameter	ADSP-21060/ADSP-21060C ADSP-21062	ADSP-21060L/ADSP-21060LC ADSP-21062L
	5 V	3.3 V
Supply Voltage (V_{DD})	–0.3 V to +7.0 V	–0.3 V to +4.6 V
Input Voltage	–0.5 V to $V_{DD} + 0.5$ V	–0.5 V to $V_{DD} + 0.5$ V
Output Voltage Swing	–0.5 V to $V_{DD} + 0.5$ V	–0.5 V to $V_{DD} + 0.5$ V
Load Capacitance	200 pF	200 pF
Storage Temperature Range	–65°C to +150°C	–65°C to +150°C
Lead Temperature (5 seconds)	280°C	280°C
Junction Temperature Under Bias	130°C	130°C

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Clock Input

Table 9. Clock Input

		ADSP-21060 ADSP-21062 40 MHz, 5 V		ADSP-21060 ADSP-21062 33 MHz, 5 V		ADSP-21060L ADSP-21062L 40 MHz, 3.3 V		ADSP-21060L ADSP-21062L 33 MHz, 3.3 V		
		Min	Max	Min	Max	Min	Max	Min	Max	
Timing Requirements										
t _{CK}	CLKIN Period	25	100	30	100	25	100	30	100	ns
t _{CKL}	CLKIN Width Low	7		7		8.75		8.75 ¹		ns
t _{CKH}	CLKIN Width High	5		5		5		5		ns
t _{CKRF}	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3		3	ns

¹ For the ADSP-21060LC, this specification is 9.5 ns min.




Figure 9. Clock Input

Reset

Table 10. Reset

Parameter	5 V and 3.3 V		Unit
	Min	Max	
Timing Requirements			
t _{WRST} $\overline{\text{RESET}}$ Pulse Width Low ¹	4t _{CK}		ns
t _{SRST} $\overline{\text{RESET}}$ Setup Before CLKIN High ²	14 + DT/2	t _{CK}	ns

¹ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μ s while $\overline{RESET}$ is low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).

² Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.




Figure 10. Reset

Synchronous Read/Write—Bus Slave

Use these specifications for bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet the bus slave timing requirements.

Table 17. Synchronous Read/Write—Bus Slave

Parameter		5 V and 3.3 V		Unit
		Min	Max	
Timing Requirements				
t _{SADRI}	Address, $\overline{SW}$ Setup Before CLKIN	15 + DT/2		ns
t _{HADRI}	Address, $\overline{SW}$ Hold After CLKIN		5 + DT/2	ns
t _{SRWLI}	$\overline{RD}/\overline{WR}$ Low Setup Before CLKIN ¹	9.5 + 5DT/16		ns
t _{HRWLI}	$\overline{RD}/\overline{WR}$ Low Hold After CLKIN ²	−4 − 5DT/16	8 + 7DT/16	ns
t _{RWHPI}	$\overline{RD}/\overline{WR}$ Pulse High	3		ns
t _{SDATWH}	Data Setup Before $\overline{WR}$ High	5		ns
t _{HDATWH}	Data Hold After $\overline{WR}$ High	1		ns
Switching Characteristics				
t _{SDDATO}	Data Delay After CLKIN ³		18 + 5DT/16	ns
t _{DATTR}	Data Disable After CLKIN ⁴	0 − DT/8	7 − DT/8	ns
t _{DACKAD}	ACK Delay After Address, $\overline{SW}$ ⁵		9	ns
t _{ACKTR}	ACK Disable After CLKIN ⁵	−1 − DT/8	6 − DT/8	ns

¹ t_{SRWLI} (min) = $9.5 + 5DT/16$ when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t_{SRWLI} (min) = $4 + DT/8$.

² For ADSP-21060C specification is $-3.5 - 5DT/16$ ns min, $8 + 7DT/16$ ns max; for ADSP-21060LC specification is $-3.75 - 5DT/16$ ns min, $8 + 7DT/16$ ns max.

³ For ADSP-21062/ADSP-21062L/ADSP-21060C specification is $19 + 5DT/16$ ns max; for ADSP-21060LC specification is $19.25 + 5DT/16$ ns max.

⁴ See [Example System Hold Time Calculation on Page 48](#) for calculation of hold times given capacitive and dc loads.

⁵ t_{DACKAD} is true only if the address and $\overline{SW}$ inputs have setup times (before CLKIN) greater than $10 + DT/8$ and less than $19 + 3DT/4$. If the address and inputs have setup times greater than $19 + 3DT/4$, then ACK is valid $14 + DT/4$ (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t_{ACKTR} .




Figure 17. Synchronous Read/Write—Bus Slave




Figure 18. Multiprocessor Bus Request and Host Bus Request

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

Asynchronous Read/Write—Host to ADSP-2106x

Use these specifications for asynchronous host processor accesses of an ADSP-2106x, after the host has asserted $\overline{CS}$ and $\overline{HBR}$ (low). After $\overline{HBG}$ is returned by the ADSP-2106x, the host can drive the $\overline{RD}$ and $\overline{WR}$ pins to access the ADSP-2106x's internal memory or IOP registers. $\overline{HBR}$ and $\overline{HBG}$ are assumed low for this timing. Not required if address is valid $t_{HBGRCSV}$

after goes low. For first access after asserted, ADDR31–0 must be a non-MMS value $1/2 t_{CLK}$ before or goes low or by $t_{HBGRCSV}$ after goes low. This is easily accomplished by driving an upper address signal high when is asserted. See the “Host Processor Control of the ADSP-2106x” section in the ADSP-2106x *SHARC User's Manual*, Revision 2.1.

Table 19. Read Cycle

Parameter		5 V and 3.3 V		Unit
		Min	Max	
Timing Requirements				
t _{SADRDL}	Address Setup/ $\overline{CS}$ Low Before $\overline{RD}$ Low ¹	0		ns
t _{HADRDH}	Address Hold/ $\overline{CS}$ Hold Low After $\overline{RD}$	0		ns
t _{WRWH}	$\overline{RD}/\overline{WR}$ High Width	6		ns
t _{DRDHRDY}	$\overline{RD}$ High Delay After REDY (O/D) Disable	0		ns
t _{DRDHRDY}	$\overline{RD}$ High Delay After REDY (A/D) Disable	0		ns
Switching Characteristics				
t _{SDATRDY}	Data Valid Before REDY Disable from Low	2		ns
t _{DRDYRDL}	REDY (O/D) or (A/D) Low Delay After $\overline{RD}$ Low ²		10	ns
t _{RDYPRD}	REDY (O/D) or (A/D) Low Pulse Width for Read	45 + 21DT/16		ns
t _{HDARWH}	Data Disable After $\overline{RD}$ High ³	2	8	ns

¹Not required if $\overline{RD}$ and address are valid $t_{HBGRCSV}$ after $\overline{HBG}$ goes low. For first access after $\overline{HBR}$ asserted, ADDR31–0 must be a non-MMS value $1/2 t_{CLK}$ before $\overline{RD}$ or $\overline{WR}$ goes low or by $t_{HBGRCSV}$ after $\overline{HBG}$ goes low. This is easily accomplished by driving an upper address signal high when $\overline{HBG}$ is asserted. See the “Host Processor Control of the ADSP-2106x” section in the ADSP-2106x *SHARC User's Manual*, Revision 2.1.

²For ADSP-21060L, specification is 10.5 ns max; for ADSP-21060LC, specification is 12.5 ns max.

³For ADSP-21060L/ADSP-21060LC, specification is 2 ns min, 8.5 ns max.

Table 20. Write Cycle

Parameter		5 V and 3.3 V		Unit
		Min	Max	
Timing Requirements				
t _{SCSWRL}	$\overline{CS}$ Low Setup Before $\overline{WR}$ Low	0		ns
t _{HCSWRH}	$\overline{CS}$ Low Hold After $\overline{WR}$ High	0		ns
t _{SADWRH}	Address Setup Before $\overline{WR}$ High	5		ns
t _{HADWRH}	Address Hold After $\overline{WR}$ High	2		ns
t _{WWRL}	$\overline{WR}$ Low Width	7		ns
t _{WRWH}	$\overline{RD}/\overline{WR}$ High Width	6		ns
t _{DWRHRDY}	$\overline{WR}$ High Delay After REDY (O/D) or (A/D) Disable	0		ns
t _{SDATWH}	Data Setup Before $\overline{WR}$ High	5		ns
t _{HDATWH}	Data Hold After $\overline{WR}$ High	1		ns
Switching Characteristics				
t _{DRDYWRL}	REDY (O/D) or (A/D) Low Delay After $\overline{WR}/\overline{CS}$ Low		10	ns
t _{RDYPWR}	REDY (O/D) or (A/D) Low Pulse Width for Write	15 + 7DT/16		ns
t _{SRDYCK}	REDY (O/D) or (A/D) Disable to CLKIN	1 + 7DT/16	8 + 7DT/16	ns





Figure 19. Synchronous REDY Timing

READ CYCLE



WRITE CYCLE




Figure 20. Asynchronous Read/Write—Host to ADSP-2106x




Figure 22. Three-State Timing (Bus Transition Cycle, $\overline{SBTS}$ Assertion)

Table 25. Link Port Service Request Interrupts: 1× and 2× Speed Operations

Parameter	5 V		3.3 V		Unit
	Min	Max	Min	Max	
Timing Requirements					
t _{SLCK} LACK/LCLK Setup Before CLKIN Low ¹	10		10		ns
t _{HCLK} LACK/LCLK Hold After CLKIN Low ¹	2		2		ns

¹ Only required for interrupt recognition in the current cycle.

Link Ports—2× CLK Speed Operation

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK:

$$\text{Setup Skew} = t_{LCLKTWH} \text{ min} - t_{DLCH} - t_{SLDCL}$$

Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA:

$$\text{Hold Skew} = t_{LCLKTWL} \text{ min} - t_{HLDCH} - t_{HLDCL}$$

Calculations made directly from 2 speed specifications will result in unrealistically small skew times because they include multiple tester guardbands.

Note that link port transfers at 2× CLK speed at 40 MHz (t_{CK} = 25 ns) may fail. However, 2× CLK speed link port transfers at 33 MHz (t_{CK} = 30 ns) work as specified.

Table 26. Link Ports—Receive

Parameter		5 V		3.3 V		Unit
		Min	Max	Min	Max	
Timing Requirements						
t _{SLDCL}	Data Setup Before LCLK Low	2.5		2.25		ns
t _{HLDCL}	Data Hold After LCLK Low	2.25		2.25		ns
t _{LCLKIW}	LCLK Period (2× Operation)	t _{CK} /2		t _{CK} /2		ns
t _{LCLKRWL}	LCLK Width Low ¹	4.5		5.25		ns
t _{LCLKRWH}	LCLK Width High ²	4.25		4		ns
Switching Characteristics						
t _{DLAHC}	LACK High Delay After CLKIN High ³	18 + DT/2	28.5 + DT/2	18 + DT/2	29.5 + DT/2	ns
t _{DLALC}	LACK Low Delay After LCLK High ⁴	6	16	6	16	ns

¹ For ADSP-21060L, specification is 5 ns min.

² For ADSP-21062, specification is 4 ns min, for ADSP-21060LC, specification is 4.5 ns min.

³ LACK goes low with t_{DLALC} relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

⁴ For ADSP-21060L, specification is 6 ns min, 18 ns max. For ADSP-21060C, specification is 6 ns min, 16.5 ns max. For ADSP-21060LC, specification is 6 ns min, 18.5 ns max.

Serial Ports

For serial ports, see Table 28, Table 29, Table 30, Table 31, Table 32, Table 33, Table 35, Figure 26, and Figure 25. To determine whether communication is possible between two devices

at clock speed n, the following specifications must be confirmed:

1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Table 28. Serial Ports—External Clock

Parameter		5 V and 3.3 V		Unit
		Min	Max	
Timing Requirements				
t _{SFSE}	TFS/RFS Setup Before TCLK/RCLK ¹	3.5		ns
t _{HFSE}	TFS/RFS Hold After TCLK/RCLK ^{1, 2}	4		ns
t _{SDRE}	Receive Data Setup Before RCLK ¹	1.5		ns
t _{HDRE}	Receive Data Hold After RCLK ¹	6.5		ns
t _{SCLKW}	TCLK/RCLK Width ³	9		ns
t _{SCLK}	TCLK/RCLK Period	t _{CK}		ns

¹Referenced to sample edge.

²RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

³For ADSP-21060/ADSP-21060C/ADSP-21060LC, specification is 9.5 ns min.

Table 29. Serial Ports—Internal Clock

Parameter	5 V and 3.3 V		Unit
	Min	Max	
Timing Requirements			
t _{SFSI}	TFS Setup Before TCLK ¹ ; RFS Setup Before RCLK ¹		ns
t _{HFSI}	TFS/RFS Hold After TCLK/RCLK ^{1, 2}		ns
t _{SDRI}	Receive Data Setup Before RCLK ¹		ns
t _{HDRI}	Receive Data Hold After RCLK ¹		ns

¹Referenced to sample edge.

²RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 30. Serial Ports—External or Internal Clock

Parameter	5 V and 3.3 V		Unit
	Min	Max	
<i>Switching Characteristics</i>			
t _{DFSE}	RFS Delay After RCLK (Internally Generated RFS) ¹	13	ns
t _{HOFSE}	RFS Hold After RCLK (Internally Generated RFS) ¹	3	ns

¹Referenced to drive edge.

Table 31. Serial Ports—External Clock

Parameter		5 V and 3.3 V		Unit
		Min	Max	
Switching Characteristics				
t _{DFSE}	TFS Delay After TCLK (Internally Generated TFS) ¹		13	ns
t _{HOFSE}	TFS Hold After TCLK (Internally Generated TFS) ¹	3		ns
t _{DDTE}	Transmit Data Delay After TCLK ¹		16	ns
t _{HDTE}	Transmit Data Hold After TCLK ¹	5		ns

¹Referenced to drive edge.

Output Characteristics (3.3 V)




Figure 35. ADSP-21062 Typical Output Drive Currents ($V_{DD} = 3.3\text{ V}$)




Figure 37. Typical Output Rise Time (10% to 90% V_{DD}) vs. Load Capacitance ($V_{DD} = 3.3\text{ V}$)




Figure 36. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ($V_{DD} = 3.3\text{ V}$)




Figure 38. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance ($V_{DD} = 3.3\text{ V}$)

225-BALL PBGA BALL CONFIGURATION

Table 40. ADSP-2106x 225-Ball Metric PBGA Ball Assignments (B-225-2)

Ball Name	Ball Number	Ball Name	Ball Number	Ball Name	Ball Number	Ball Name	Ball Number	Ball Name	Ball Number
BMS	A01	ADDR25	D01	ADDR14	G01	ADDR6	K01	EMU	N01
ADDR30	A02	ADDR26	D02	ADDR15	G02	ADDR5	K02	TDO	N02
DMAR2	A03	MS2	D03	ADDR16	G03	ADDR3	K03	IRQ0	N03
DT1	A04	ADDR29	D04	ADDR19	G04	ADDR0	K04	IRQ1	N04
RCLK1	A05	DMAR1	D05	GND	G05	ICSA	K05	ID2	N05
TCLK0	A06	TFS1	D06	V _{DD}	G06	GND	K06	L5DAT1	N06
RCLK0	A07	CPA	D07	V _{DD}	G07	V _{DD}	K07	L4CLK	N07
ADRCLK	A08	HBG	D08	V _{DD}	G08	V _{DD}	K08	L3CLK	N08
CS	A09	DMAG2	D09	V _{DD}	G09	V _{DD}	K09	L3DAT3	N09
CLKIN	A10	BR5	D10	V _{DD}	G10	GND	K10	L2DAT0	N10
PAGE	A11	BR1	D11	GND	G11	GND	K11	L1ACK	N11
BR3	A12	DATA40	D12	DATA22	G12	DATA8	K12	L1DAT3	N12
DATA47	A13	DATA37	D13	DATA25	G13	DATA11	K13	L0DAT3	N13
DATA44	A14	DATA35	D14	DATA24	G14	DATA13	K14	DATA1	N14
DATA42	A15	DATA34	D15	DATA23	G15	DATA14	K15	DATA3	N15
MS0	B01	ADDR21	E01	ADDR12	H01	ADDR2	L01	TRST	P01
SW	B02	ADDR22	E02	ADDR11	H02	ADDR1	L02	TMS	P02
ADDR31	B03	ADDR24	E03	ADDR13	H03	FLAG0	L03	EBOOT	P03
HBR	B04	ADDR27	E04	ADDR10	H04	FLAG3	L04	ID0	P04
DR1	B05	GND	E05	GND	H05	RPBA	L05	L5CLK	P05
DT0	B06	GND	E06	V _{DD}	H06	GND	L06	L5DAT3	P06
DR0	B07	GND	E07	V _{DD}	H07	GND	L07	L4DAT0	P07
REDY	B08	GND	E08	V _{DD}	H08	GND	L08	L4DAT3	P08
RD	B09	GND	E09	V _{DD}	H09	GND	L09	L3DAT2	P09
ACK	B10	GND	E10	V _{DD}	H10	GND	L10	L2CLK	P10
BR6	B11	NC	E11	GND	H11	NC	L11	L2DAT2	P11
BR2	B12	DATA33	E12	DATA18	H12	DATA4	L12	L1DAT0	P12
DATA45	B13	DATA30	E13	DATA19	H13	DATA7	L13	L0ACK	P13
DATA43	B14	DATA32	E14	DATA21	H14	DATA9	L14	L0DAT1	P14
DATA39	B15	DATA31	E15	DATA20	H15	DATA10	L15	DATA0	P15
MS3	C01	ADDR17	F01	ADDR9	J01	FLAG1	M01	TCK	R01
MS1	C02	ADDR18	F02	ADDR8	J02	FLAG2	M02	IRQ2	R02
ADDR28	C03	ADDR20	F03	ADDR7	J03	TIMEXP	M03	RESET	R03
SBTS	C04	ADDR23	F04	ADDR4	J04	TDI	M04	ID1	R04
TCLK1	C05	GND	F05	GND	J05	LBOOT	M05	L5DAT0	R05
RFS1	C06	GND	F06	V _{DD}	J06	L5ACK	M06	L4ACK	R06
TFS0	C07	V _{DD}	F07	V _{DD}	J07	L5DAT2	M07	L4DAT1	R07
RFS0	C08	V _{DD}	F08	V _{DD}	J08	L4DAT2	M08	L3ACK	R08
WR	C09	V _{DD}	F09	V _{DD}	J09	L3DAT0	M09	L3DAT1	R09
DMAG1	C10	GND	F10	V _{DD}	J10	L2DAT3	M10	L2ACK	R10
BR4	C11	GND	F11	GND	J11	L1DAT1	M11	L2DAT1	R11
DATA46	C12	DATA29	F12	DATA12	J12	L0DAT0	M12	L1CLK	R12
DATA41	C13	DATA26	F13	DATA15	J13	DATA2	M13	L1DAT2	R13
DATA38	C14	DATA28	F14	DATA16	J14	DATA5	M14	L0CLK	R14
DATA36	C15	DATA27	F15	DATA17	J15	DATA6	M15	L0DAT2	R15

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
DATA42	DATA44	DATA47	$\overline{\text{BR}}3$	PAGE	CLKIN	$\overline{\text{CS}}$	ADRCLK	RCLK0	TCLK0	RCLK1	DT1	$\overline{\text{DMAR}}2$	ADDR30	$\overline{\text{BMS}}$	A
DATA39	DATA43	DATA45	$\overline{\text{BR}}2$	$\overline{\text{BR}}6$	ACK	$\overline{\text{RD}}$	REDY	DR0	DT0	DR1	$\overline{\text{HBR}}$	ADDR31	SW	$\overline{\text{MS}}0$	B
DATA36	DATA38	DATA41	DATA46	$\overline{\text{BR}}4$	$\overline{\text{DMAGT}}$	WR	RFS0	TFS0	RFS1	TCLK1	$\overline{\text{SBTS}}$	ADDR28	$\overline{\text{MS}}1$	$\overline{\text{MS}}3$	C
DATA34	DATA35	DATA37	DATA40	$\overline{\text{BR}}1$	$\overline{\text{BR}}5$	$\overline{\text{DMAG2}}$	$\overline{\text{HBG}}$	$\overline{\text{CPA}}$	TFS1	$\overline{\text{DMART}}$	ADDR29	$\overline{\text{MS}}2$	ADDR26	ADDR25	D
DATA31	DATA32	DATA30	DATA33	NC	GND	GND	GND	GND	GND	GND	ADDR27	ADDR24	ADDR22	ADDR21	E
DATA27	DATA28	DATA26	DATA29	GND	GND	V_{DD}	V_{DD}	V_{DD}	GND	GND	ADDR23	ADDR20	ADDR18	ADDR17	F
DATA23	DATA24	DATA25	DATA22	GND	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	GND	ADDR19	ADDR16	ADDR15	ADDR14	G
DATA20	DATA21	DATA19	DATA18	GND	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	GND	ADDR10	ADDR13	ADDR11	ADDR12	H
DATA17	DATA16	DATA15	DATA12	GND	V_{DD}	V_{DD}	V_{DD}	V_{DD}	V_{DD}	GND	ADDR4	ADDR7	ADDR8	ADDR9	J
DATA14	DATA13	DATA11	DATA8	GND	GND	V_{DD}	V_{DD}	V_{DD}	GND	ICSA	ADDR0	ADDR3	ADDR5	ADDR6	K
DATA10	DATA9	DATA7	DATA4	NC	GND	GND	GND	GND	GND	RPBA	FLAG3	FLAG0	ADDR1	ADDR2	L
DATA6	DATA5	DATA2	L0DAT0	L1DAT1	L2DAT3	L3DAT0	L4DAT2	L5DAT2	L5ACK	LBOOT	TDI	TIMEXP	FLAG2	FLAG1	M
DATA3	DATA1	L0DAT3	L1DAT3	L1ACK	L2DAT0	L3DAT3	L3CLK	L4CLK	L5DAT1	ID2	$\overline{\text{IRQ}}1$	$\overline{\text{IRQ}}0$	TDO	$\overline{\text{EMU}}$	N
DATA0	L0DAT1	L0ACK	L1DAT0	L2DAT2	L2CLK	L3DAT2	L4DAT3	L4DAT0	L5DAT3	L5CLK	ID0	EBOOT	TMS	$\overline{\text{TRST}}$	P
L0DAT2	L0CLK	L1DAT2	L1CLK	L2DAT1	L2ACK	L3DAT1	L3ACK	L4DAT1	L4ACK	L5DAT0	ID1	$\overline{\text{RESET}}$	$\overline{\text{IRQ}}2$	TCK	R

Figure 39. ADSP-21060/ADSP-21062 PBGA Ball Assignments (Top View, Summary)




Figure 41. 240-Lead Metric Quad Flat Package, Thermally Enhanced "PowerQuad" [MQFP_PQ4]
(SP-240-2)
Dimensions shown in millimeters




Figure 45. 240-Lead Ceramic Quad Flat Package, Mounted with Cavity Up [CQFP]
(QS-240-1B)

Dimensions shown in millimeters

SURFACE-MOUNT DESIGN

Table 43 is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 43. BGA Data for Use with Surface-Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
225-Ball Grid Array (PBGA)	Solder Mask Defined	0.63 mm diameter	0.76 mm diameter

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

ORDERING GUIDE

Model	Notes	Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage	Package Description	Package Option
ASDP-21060CZ-133	^{1, 2}	–40°C to +100°C	33 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Up]	QS-240-2A
ASDP-21060CZ-160	^{1, 2}	–40°C to +100°C	40 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Up]	QS-240-2A
ASDP-21060CW-133	^{1, 2}	–40°C to +100°C	33 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ASDP-21060CW-160	^{1, 2}	–40°C to +100°C	40 MHz	4M Bit	5 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ADSP-21060KS-133		0°C to 85°C	33 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KSZ-133	²	0°C to 85°C	33 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KS-160		0°C to 85°C	40 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KSZ-160	²	0°C to 85°C	40 MHz	4M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060KB-160		0°C to 85°C	40 MHz	4M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21060KBZ-160	²	0°C to 85°C	40 MHz	4M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21060LKSZ-133	²	0°C to 85°C	33 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKS-160		0°C to 85°C	40 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKSZ-160	²	0°C to 85°C	40 MHz	4M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21060LKB-160		0°C to 85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LAB-160		–40°C to +85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LABZ-160	²	–40°C to +85°C	40 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCB-133		–40°C to +100°C	33 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21060LCBZ-133	²	–40°C to +100°C	33 MHz	4M Bit	3.3 V	225-Ball PBGA	B-225-2
ASDP-21060LCW-160	^{1, 2}	–40°C to +100°C	40 MHz	4M Bit	3.3 V	240-Lead CQFP [Heat Slug Down]	QS-240-1A
ADSP-21062KS-133		0°C to 85°C	33 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KSZ-133	²	0°C to 85°C	33 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KS-160		0°C to 85°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KSZ-160	²	0°C to 85°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062KB-160		0°C to 85°C	40 MHz	2M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21062KBZ-160	²	0°C to 85°C	40 MHz	2M Bit	5 V	225-Ball PBGA	B-225-2
ADSP-21062CS-160		–40°C to +100°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062CSZ-160	²	–40°C to +100°C	40 MHz	2M Bit	5 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKSZ-133	²	0°C to 85°C	33 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKS-160		0°C to 85°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKSZ-160	²	0°C to 85°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LKB-160		0°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LKBZ-160	²	0°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LAB-160		–40°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LABZ-160	²	–40°C to 85°C	40 MHz	2M Bit	3.3 V	225-Ball PBGA	B-225-2
ADSP-21062LCS-160		–40°C to +100°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2
ADSP-21062LCSZ-160	²	–40°C to +100°C	40 MHz	2M Bit	3.3 V	240-Lead MQFP_PQ4	SP-240-2

¹ Model refers to package with formed leads. For model numbers of unformed lead versions (QS-240-1B, QS-240-2B), contact Analog Devices or an Analog Devices sales representative.

² RoHS compliant part.

