



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Detuils	
Product Status	Obsolete
Туре	Floating Point
Interface	Host Interface, Link Port, Serial Port
Clock Rate	40MHz
Non-Volatile Memory	External
On-Chip RAM	256kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 100°C (TC)
Mounting Type	Surface Mount
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-MQFP-EP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21062lcs-160

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

GENERAL DESCRIPTION

The ADSP-2106x SHARC[®]—Super Harvard Architecture Computer—is a 32-bit signal processing microcomputer that offers high levels of DSP performance. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 2 shows performance benchmarks for the ADSP-2106x.

The ADSP-2106x SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including up to 4M bit SRAM memory (see Table 1), a host processor interface, DMA controller, serial ports and link port, and parallel bus connectivity for glueless DSP multiprocessing.

Table 2. Benchmarks (at 40 MHz)

Benchmark Algorithm	Speed	Cycles
1024 Point Complex FFT (Radix 4, with reversal)	0.46 μs	18,221
FIR Filter (per tap)	25 ns	1
IIR Filter (per biquad)	100 ns	4
Divide (y/x)	150 ns	6
Inverse Square Root	225 ns	9
DMA Transfer Rate	240 Mbytes/s	

The ADSP-2106x continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features.

The block diagram on Page 1 illustrates the following architectural features:

- Computation units (ALU, multiplier and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core at every core processor cycle
- Interval timer
- On-chip SRAM
- External port for interfacing to off-chip memory and peripherals
- Host port and multiprocessor Interface
- DMA controller

- Serial ports and link ports
- JTAG Test Access Port




Figure 2. ADSP-2106x System Sample Configuration

SHARC FAMILY CORE ARCHITECTURE

The ADSP-2106x includes the following architectural features of the ADSP-21000 family core.

Independent, Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit singleprecision floating-point, extended precision 40-bit floatingpoint, and 32-bit fixed-point data formats.

Data Register File

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

DMA Controller

The ADSP-2106x's on-chip DMA controller allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.


DMA transfers can occur between the ADSP-2106x's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-2106x's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-2106x—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-2106xs, memory, or I/O transfers). Four additional link port DMA channels are shared with Serial Port 1 and the external port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchronous off-chip peripherals can

control two DMA channels using DMA request/grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

Multiprocessing

The ADSP-2106x offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-2106x's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-2106xs and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240M bytes/s over the link ports or external port. Broadcast writes allow simultaneous transmission of data to all ADSP-2106xs and can be used to implement reflective semaphores.



NOTE: BANK SIZES ARE SELECTED BY

MSIZE BITS IN THE SYSCON REGISTER

Figure 4. Memory Map

Algorithmic Modules

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on "Blackfin software modules" or "SHARC software modules".

Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor's internal features via the processor's TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2106x architecture and functionality. For detailed information on the ADSP-21000 family core architecture and instruction set, refer to the *ADSP-2106x SHARC User's Manual*, Revision 2.1.

RELATED SIGNAL CHAINS

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website. The Application Signal Chains page in the Circuits from the LabTM site (http://www.analog.com/signalchains) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

Table 3. Pin Descriptions (Continued)

Pin	Туре	Function					
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).					
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).					
LxDAT3-0	I/O	Link Port Data (Link Ports 0–5). Each LxDAT pin has a 50 k Ω internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.					
LxCLK	I/O	Link Port Clock (Link Ports 0–5). Each LxCLK pin has a 50 k Ω internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.					
LxACK	I/O	Link Port Acknowledge (Link Ports 0–5). Each LxACK pin has a 50 k Ω internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.					
EBOOT	1	EPROM Boot Select. When EBOOT is high, the ADSP-2106x is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.					
LBOOT	I	Link Boot. When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, the ADSP-2106x is configured for host processor booting or no booting. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.					
BMS	I/OT	Boot Memory Select. <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, BMS is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-2106x will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired. *Three-statable only in EPROM boot mode (when BMS is an output).					
		EBOOT LBOOT BMS Booting Mode					
		1 0 Output EPROM (Connect BMS to EPROM chip select.)					
		0 0 1 (Input) Host Processor					
		0 1 1 (Input) Link Port					
		0 0 0 (Input) No Booting. Processor executes from external memory.					
		0 1 0 (Input) Reserved 1 1 x (Input) Reserved					
CLKIN	I	Clock In. External clock input to the ADSP-2106x. The instruction cycle rate is equal to CLKIN. CLKIN should not be halted, changed, or operated below the minimum specified frequency.					
RESET	I/A	Processor Reset. Resets the ADSP-2106x to a known state and begins program execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.					
ТСК	1	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.					
TMS	I/S	Test Mode Select (JTAG). Used to control the test state machine. TMS has a 20 k Ω internal pull-up resistor.					
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a 20 k Ω internal pull-up resistor.					
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.					
TRST	I/A	Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2106x. TRST has a 20 k Ω internal pull-up resistor.					
EMU	0	Emulation Status. Must be connected to the ADSP-2106x EZ-ICE target board connector only.					
ICSA	0	Reserved, leave unconnected.					
VDD	Р	Power Supply; nominally 5.0 V dc for 5 V devices or 3.3 V dc for 3.3 V devices. (30 pins).					
GND	G	Power Supply Return. (30 pins).					
NC		Do Not Connect. Reserved pins which must be left open and unconnected.					

T = Three-State (when \overline{SBTS} is asserted, or when the ADSP-2106x is a bus slave)

TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE[®] Emulator uses the IEEE 1149.1JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2-row 7-pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector for ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1×0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing.

When the connector is not being used for emulation, place jumpers on the Bxxx pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie $\overline{\text{BTRST}}$ to GND and tie or pull up BTCK to V_{DD}. The $\overline{\text{TRST}}$ pin must be asserted (pulsed low) after power-up (through $\overline{\text{BTRST}}$ on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, and 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as shown in Table 4.

Signal	Termination
TMS	Driven Through 22 Ω Resistor (16 mA Driver)
ТСК	Driven at 10 MHz Through 22 Ω Resistor (16 mA Driver)
TRST ¹	Active Low Driven Through 22 Ω Resistor (16 mA Driver) (Pulled-Up by On-Chip 20 k Ω Resistor)
TDI	Driven by 22 Ω Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 k Ω Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

¹TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN, and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 and "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual*, Revision 2.1.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference*.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems




Figure 7. JTAG Clock Tree for Multiple ADSP-2106x Systems

EXTERNAL POWER DISSIPATION (5 V)

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V_{DD})

and is calculated by:

 $P_{EXT} = O \times C \times V_{DD}^{2} \times f$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example: Estimate P_{EXT} with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- + Four 128K \times 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of 1/(4t_{CK}), with 50% of the pins switching
- The instruction cycle rate is 40 MHz ($t_{CK} = 25 \text{ ns}$)

The $\mathrm{P}_{\mathrm{EXT}}$ equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$$

Note that the conditions causing a worst-case P_{EXT} are different from those causing a worst-case P_{INT} . Maximum P_{INT} cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Pin Type	No. of Pins	% Switching	×C	×f	$\times V_{DD}^{2}$	= P _{EXT}
Address	15	50	× 44.7 pF	imes 10 MHz	× 25 V	= 0.084 W
MS0	1	0	× 44.7 pF	imes 10 MHz	× 25 V	= 0.000 W
WR	1	-	× 44.7 pF	imes 20 MHz	× 25 V	= 0.022 W
Data	32	50	× 14.7 pF	imes 10 MHz	× 25 V	= 0.059 W
ADDRCLK	1	-	× 4.7 pF	imes 20 MHz	× 25 V	= 0.002 W

Table 5. External Power Calculations (5 V Devices)

P_{EXT} = 0.167 W

Synchronous Read/Write—Bus Slave

Use these specifications for bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet the bus slave timing requirements.

Table 17. Synchronous Read/Write-Bus Slave

		5	V and 3.3 V	
Parameter		Min	Мах	Unit
Timing Requir	rements			
t _{SADRI}	Address, SW Setup Before CLKIN	15 + DT/2		ns
t _{HADRI}	Address, SW Hold After CLKIN		5 + DT/2	ns
t _{SRWLI}	RD/WR Low Setup Before CLKIN ¹	9.5 + 5DT/16		ns
t _{HRWLI}	RD/WR Low Hold After CLKIN ²	-4 - 5DT/16	8 + 7DT/16	ns
t _{RWHPI}	RD/WR Pulse High	3		ns
t _{SDATWH}	Data Setup Before WR High	5		ns
t _{HDATWH}	Data Hold After WR High	1		ns
Switching Cha	aracteristics			
t _{SDDATO}	Data Delay After CLKIN ³		18 + 5DT/16	ns
t _{DATTR}	Data Disable After CLKIN ⁴	0 – DT/8	7 – DT/8	ns
t _{DACKAD}	ACK Delay After Address, SW⁵		9	ns
t _{ACKTR}	ACK Disable After CLKIN ⁵	-1 - DT/8	6 – DT/8	ns

¹t_{SRWL1} (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t_{SRWL1} (min) = 4 + DT/8. ² For ADSP-21060C specification is -3.5 - 5DT/16 ns min, 8 + 7DT/16 ns max; for ADSP-21060LC specification is -3.75 - 5DT/16 ns min, 8 + 7DT/16 ns max. ³ For ADSP-21062L/ADSP-21062L/ADSP-21060C specification is 19 + 5DT/16 ns max; for ADSP-21060LC specification is 19.25 + 5DT/16 ns max.

⁴See Example System Hold Time Calculation on Page 48 for calculation of hold times given capacitive and dc loads.

⁵ t_{DACKAD} is true only if the address and \overline{SW} inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and inputs have setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t_{ACKTR}.




Figure 17. Synchronous Read/Write—Bus Slave

Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106xs (\overline{BRx}) or a host processor, both synchronous and asynchronous (\overline{HBR} , \overline{HBG}).

Table 18. Multiprocessor Bus Request and Host Bus Request

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Timing Requir	ements			
t _{HBGRCSV}	HBG Low to RD/WR/CS Valid ¹		20 + 5DT/4	ns
t _{SHBRI}	HBR Setup Before CLKIN ²	20 + 3DT/4		ns
t _{HHBRI}	HBR Hold After CLKIN ²		14 + 3DT/4	ns
t _{SHBGI}	HBG Setup Before CLKIN	13 + DT/2		ns
t _{HHBGI}	HBG Hold After CLKIN High		6 + DT/2	ns
t _{SBRI}	BRx, CPA Setup Before CLKIN ³	13 + DT/2		ns
t _{HBRI}	BRx, CPA Hold After CLKIN High		6 + DT/2	ns
t _{SRPBAI}	RPBA Setup Before CLKIN	21 + 3DT/4		ns
t _{HRPBAI}	RPBA Hold After CLKIN		12 + 3DT/4	ns
Switching Cha	vracteristics			
t _{DHBGO}	HBG Delay After CLKIN		7 – DT/8	ns
t _{HHBGO}	HBG Hold After CLKIN	-2 - DT/8		ns
t _{DBRO}	BRx Delay After CLKIN		7 – DT/8	ns
t _{HBRO}	BRx Hold After CLKIN	-2 - DT/8		ns
t _{DCPAO}	CPA Low Delay After CLKIN ⁴		8 – DT/8	ns
t _{TRCPA}	CPA Disable After CLKIN	-2 - DT/8	4.5 – DT/8	ns
t _{DRDYCS}	REDY (O/D) or (A/D) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low ^{5, 6}		8.5	ns
t _{TRDYHG}	REDY (O/D) Disable or REDY (A/D) High from HBG ^{6, 7}	44 + 23DT/16		ns
t _{ARDYTR}	REDY (A/D) Disable from CS or HBR High ⁶		10	ns

¹ For first asynchronous access after HBR and \overline{CS} asserted, ADDR31-0 must be a non-MMS value 1/2 t_{CK} before \overline{RD} or \overline{WR} goes low or by t_{HBGRCSV} after HBG goes low. This is easily accomplished by driving an upper address signal high when \overline{HBG} is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x SHARC User's Manual, Revision 2.1.

²Only required for recognition in the current cycle.


³ CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

⁴For ADSP-21060LC, specification is 8.5 – DT/8 ns max.

⁵For ADSP-21060L, specification is 9.5 ns max, For ADSP-21060LC, specification is 11.0 ns max, For ADSP-21062L, specification is 8.75 ns max.

 $^{6}(O/D) = open drain, (A/D) = active drive.$

⁷ For ADSP-21060C/ADSP-21060LC, specification is 40 + 23DT/16 ns min.








Figure 22. Three-State Timing (Bus Transition Cycle, SBTS Assertion)

Table 27. Link Ports—Transmit

			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Requir	rements					
t _{SLACH}	LACK Setup Before LCLK High	19		19		ns
t _{HLACH}	LACK Hold After LCLK High	-6.75		-6.5		ns
Switching Cha	aracteristics					
t _{DLCLK}	Data Delay After CLKIN		8		8	ns
t _{DLDCH}	Data Delay After LCLK High ¹		2.25		2.25	ns
t _{HLDCH}	Data Hold After LCLK High ²	-2.0		-2		ns
t _{LCLKTWL}	LCLK Width Low ³	(t _{CK} /4) – 1	(t _{CK} /4) + 1.25	(t _{CK} /4) – 0.75	(t _{CK} /4) + 1.5	ns
t LCLKTWH	LCLK Width High ⁴	(t _{CK} /4) – 1.25	(t _{CK} /4) + 1	(t _{CK} /4) – 1.5	(t _{CK} /4) + 1	ns
t _{DLACLK}	LCLK Low Delay After LACK High	(t _{CK} /4) + 9	(3 × t _{CK} /4) + 16.5	(t _{CK} /4) + 9	(3 × t _{CK} /4) + 16.5	ns

¹For ADSP-21060/ADSP-21060C, specification is 2.5 ns max.

 2 For ADSP-21062L, specification is –2.25 ns min.

 3 For ADSP-21060, specification is (t_{CK}/4) - 1 ns min, (t_{CK}/4) + 1 ns max; for ADSP-21060C/ADSP-21062L, specification is (t_{CK}/4) - 1 ns min, (t_{CK}/4) + 1.5 ns max.

 4 For ADSP-21060, specification is (t_{CK}/4) - 1 ns min, (t_{CK}/4) + 1 ns max; for ADSP-21060C, specification is (t_{CK}/4) - 1.5 ns min, (t_{CK}/4) + 1 ns max.

Serial Ports

For serial ports, see Table 28, Table 29, Table 30, Table 31, Table 32, Table 33, Table 35, Figure 26, and Figure 25. To determine whether communication is possible between two devices

Table 28. Serial Ports-External Clock

at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

			5 V and 3.3 V	
Parameter		Min	Мах	Unit
Timing Requ	irements			
t _{SFSE}	TFS/RFS Setup Before TCLK/RCLK ¹	3.5		ns
t _{HFSE}	TFS/RFS Hold After TCLK/RCLK ^{1, 2}	4		ns
t _{SDRE}	Receive Data Setup Before RCLK ¹	1.5		ns
t _{HDRE}	Receive Data Hold After RCLK ¹	6.5		ns
t _{SCLKW}	TCLK/RCLK Width ³	9		ns
t _{SCLK}	TCLK/RCLK Period	t _{CK}		ns

¹Referenced to sample edge.

 2 RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge. 3 For ADSP-21060/ADSP-21060C/ADSP-21060LC, specification is 9.5 ns min.

Table 29. Serial Ports—Internal Clock

		5 V .		
Parameter		Min	Max	Unit
Timing Requ	uirements			
t _{SFSI}	TFS Setup Before TCLK ¹ ; RFS Setup Before RCLK ¹	8		ns
t _{HFSI}	TFS/RFS Hold After TCLK/RCLK ^{1, 2}	1		ns
t _{SDRI}	Receive Data Setup Before RCLK ¹	3		ns
t _{HDRI}	Receive Data Hold After RCLK ¹	3		ns

¹Referenced to sample edge.

²RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 30. Serial Ports-External or Internal Clock


		5 V and 3.3 V		
Parameter		Min	Max	Unit
Switching Cha	aracteristics			
t _{DFSE}	RFS Delay After RCLK (Internally Generated RFS) ¹		13	ns
t _{HOFSE}	RFS Hold After RCLK (Internally Generated RFS) ¹	3		ns

¹Referenced to drive edge.


Table 31. Serial Ports—External Clock

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Switching Ch	paracteristics			
t _{DFSE}	TFS Delay After TCLK (Internally Generated TFS) ¹		13	ns
t _{HOFSE}	TFS Hold After TCLK (Internally Generated TFS) ¹	3		ns
t _{DDTE}	Transmit Data Delay After TCLK ¹		16	ns
t _{HDTE}	Transmit Data Hold After TCLK ¹	5		ns

¹Referenced to drive edge.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 25. Serial Ports

ENVIRONMENTAL CONDITIONS

The ADSP-2106x processors are rated for performance under T_{CASE} environmental conditions specified in the Operating Conditions (5 V) on Page 15 and Operating Conditions (3.3 V) on Page 18.

Thermal Characteristics for MQFP_PQ4 and PBGA Packages

The ADSP-21060/ADSP-21060L and ADSP-21062/ADSP-21062L are available in 240-lead thermally enhanced MQFP_PQ4 and 225-ball plastic ball grid array packages. The top surface of the thermally enhanced MQFP_PQ4 contains a metal slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the metal slug is internally connected to GND through the device substrate.

Both packages are specified for a case temperature (T_{CASE}). To ensure that the T_{CASE} is not exceeded, a heatsink and/or an airflow source may be used. A heatsink should be attached with a thermal adhesive.

 $T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$

 T_{CASE} = Case temperature (measured on top surface of package) T_{AMB} = Ambient temperature °C

PD =Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

 θ_{CA} =Values from Table 37 and Table 38 below.

Table 37. Thermal Characteristics for Thermally Enhanced 240-Lead MQFP_PQ4 1

Parameter	Airflow (LFM ²)	Typical	Unit
θ_{CA}	0	10	°C/W
θ_{CA}	100	9	°C/W
θ_{CA}	200	8	°C/W
θ_{CA}	400	7	°C/W
θ_{CA}	600	6	°C/W

 1 This represents thermal resistance at total power of 5 W. With airflow, no variance is seen in θ_{CA} at 5 W.

 θ_{CA} at 0 LFM varies with power:

- at 2 W, $\theta_{CA} = 14^{\circ}C/W$
- at 3 W, $\theta_{CA} = 11^{\circ}C/W$

²LFM = Linear feet per minute of airflow.

Table 38. Thermal Characteristics for BGA

Parameter	Airflow (LFM ¹)	Typical	Unit
θ_{CA}	0	20.70	°C/W
θ_{CA}	200	15.30	°C/W
θ _{CA}	400	12.90	°C/W

¹LFM = Linear feet per minute of airflow.

Thermal Characteristics for CQFP Package

The ADSP-21060C/ADSP-21060LC are available in 240-lead thermally enhanced ceramic QFP (CQFP). There are two package versions, one with a copper/tungsten heat slug on top of the package (CZ) for air cooling, and one with the heat slug on the bottom (CW) for cooling through the board. The ADSP-2106x is specified for a case temperature (T_{CASE}). To ensure that the T_{CASE} data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. A heatsink should be attached with a thermal adhesive.

 $T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$

 T_{CASE} = Case temperature (measured on top surface of package) T_{AMB} = Ambient temperature °C

PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

 θ_{CA} =Value from Table 39 below.

Table 39. Thermal Characteristics for Thermally Enhanced240-Lead CQFP1

Parameter	Airflow (LFM ²)	Typical	Unit					
ADSP-21060CW/ADSP-21060LCW								
θ_{CA}	0	19.5	°C/W					
θ_{CA}	100	16	°C/W					
θ_{CA}	200	14	°C/W					
θ_{CA}	400	12	°C/W					
θ_{CA}	600	10	°C/W					
ADSP-210600	Z/ADSP-21060LCZ							
θ_{CA}	0	20	°C/W					
θ_{CA}	100	16	°C/W					
θ_{CA}	200	14	°C/W					
θ_{CA}	400	11.5	°C/W					
θ_{CA}	600	9.5	°C/W					

 1 This represents thermal resistance at total power of 5 W. With airflow, no variance is seen in θ_{CA} at 5W.

 θ_{CA} at 0 LFM varies with power.

ADSP-21060CW/ADSP-21060LCW:

at 2 W, $\theta_{CA} = 23^{\circ}C/W$

at 3 W, $\theta_{CA} = 21.5^{\circ}$ C/W ADSP-21060CZ/ADSP-21060LCZ:

at 2 W, $\theta_{CA} = 24^{\circ}C/W$

at 2 W, $\theta_{CA} = 24$ C/W at 3 W, $\theta_{CA} = 21.5^{\circ}$ C/W

 $\theta_{IC} = 0.24^{\circ}C/W$ for all CQFP models.

 2 LFM = Linear feet per minute of airflow.

225-BALL PBGA BALL CONFIGURATION

	Ball		Ball		Ball		Ball		Ball	
Ball Name	Number	Ball Name	Number	Ball Name	Number	Ball Name	Number	Ball Name	Number	
BMS	A01	ADDR25	D01	ADDR14	G01	ADDR6	K01	EMU	N01	
ADDR30	A02	ADDR26	D02	ADDR15	G02	ADDR5	K02	TDO	N02	
DMAR2	A03	MS2	D03	ADDR16	G03	ADDR3	K03	IRQ0	N03	
DT1	A04	ADDR29	D04	ADDR19	G04	ADDR0	K04	IRQ1	N04	
RCLK1	A05	DMAR1	D05	GND	G05	ICSA	K05	ID2	N05	
TCLK0	A06	TFS1	D06	V _{DD}	G06	GND	K06	L5DAT1	N06	
RCLK0	A07	CPA	D07	V _{DD}	G07	V _{DD}	K07	L4CLK	N07	
ADRCLK	A08	HBG	D08	V _{DD}	G08	V _{DD}	K08	L3CLK	N08	
<u>CS</u>	A09	DMAG2	D09	V _{DD}	G09	V _{DD}	K09	L3DAT3	N09	
CLKIN	A10	BR5	D10	V _{DD}	G10	GND	K10	L2DAT0	N10	
PAGE	A11	BR1	D11	GND	G11	GND	K11	L1ACK	N11	
3R3	A12	DATA40	D12	DATA22	G12	DATA8	K12	L1DAT3	N12	
DATA47	A13	DATA37	D13	DATA25	G13	DATA11	K13	L0DAT3	N13	
DATA44	A14	DATA35	D14	DATA24	G14	DATA13	K14	DATA1	N14	
DATA42	A15	DATA34	D15	DATA23	G15	DATA14	K15	DATA3	N15	
MSO	B01	ADDR21	E01	ADDR12	H01	ADDR2	L01	TRST	P01	
SW	B02	ADDR22	E02	ADDR11	H02	ADDR1	L02	TMS	P02	
ADDR31	B03	ADDR24	E03	ADDR13	H03	FLAG0	L03	EBOOT	P03	
HBR	B04	ADDR27	E04	ADDR10	H04	FLAG3	L04	ID0	P04	
DR1	B05	GND	E05	GND	H05	RPBA	L05	L5CLK	P05	
DT0	B06	GND	E06	V _{DD}	H06	GND	L06	L5DAT3	P06	
DR0	B07	GND	E07	V _{DD}	H07	GND	L07	L4DAT0	P07	
REDY	B08	GND	E08	V _{DD}	H08	GND	L08	L4DAT3	P08	
RD	B09	GND	E09	V _{DD}	H09	GND	L09	L3DAT2	P09	
ACK	B10	GND	E10	V _{DD}	H10	GND	L10	L2CLK	P10	
3R6	B11	NC	E11	GND	H11	NC	L11	L2DAT2	P11	
BR2	B12	DATA33	E12	DATA18	H12	DATA4	L12	L1DAT0	P12	
DATA45	B13	DATA30	E13	DATA19	H13	DATA7	L13	LOACK	P13	
DATA43	B14	DATA32	E14	DATA21	H14	DATA9	L14	L0DAT1	P14	
DATA39	B15	DATA31	E15	DATA20	H15	DATA10	L15	DATA0	P15	
MS3	C01	ADDR17	F01	ADDR9	J01	FLAG1	M01	ТСК	R01	
MS1	C02	ADDR18	F02	ADDR8	J02	FLAG2	M02	IRQ2	R02	
ADDR28	C03	ADDR20	F03	ADDR7	J03	TIMEXP	M03	RESET	R03	
SBTS	C04	ADDR23	F04	ADDR4	J04	TDI	M04	ID1	R04	
TCLK1	C05	GND	F05	GND	J05	LBOOT	M05	L5DAT0	R05	
RFS1	C06	GND	F06	V _{DD}	J06	L5ACK	M06	L4ACK	R06	
TFS0	C07	V _{DD}	F07	V _{DD}	J07	L5DAT2	M07	L4DAT1	R07	
RFS0	C08	V _{DD}	F08	V _{DD}	J08	L4DAT2	M08	L3ACK	R08	
WR	C09	V _{DD}	F09	V _{DD}	J09	L3DAT0	M09	L3DAT1	R09	
DMAG1	C10	GND	F10	V _{DD}	J10	L2DAT3	M10	L2ACK	R10	
BR4	C11	GND	F11	GND	J11	L1DAT1	M11	L2DAT1	R11	
DATA46	C12	DATA29	F12	DATA12	J12	LODATO	M12	L1CLK	R12	
DATA41	C13	DATA26	F13	DATA15	J13	DATA2	M13	L1DAT2	R13	
DATA38	C14	DATA28	F14	DATA16	J14	DATA5	M13 M14	LOCLK	R14	
		DATA27	F15	DATA17	J15	DATA6	M14 M15	LODAT2	R15	

Table 40. ADSP-2106x 225-Ball Metric PBGA Ball Assignments (B-225-2)

Pin Name	Pin No.										
GND	1	DATA29	41	DMAG2	81	ADDR28	121	ADDR5	161	GND	201
DATA0	2	GND	42	ACK	82	BMS	122	GND	162	V _{DD}	202
DATA1	3	DATA30	43	CLKIN	83	SW	123	ADDR4	163	L4ACK	203
DATA2	4	DATA31	44	GND	84	MS0	124	ADDR3	164	L4CLK	204
V _{DD}	5	DATA32	45	V _{DD}	85	MS1	125	ADDR2	165	L4DAT0	205
DATA3	6	GND	46	GND	86	MS2	126	V _{DD}	166	L4DAT1	206
DATA4	7	V _{DD}	47	WR	87	MS3	127	ADDR1	167	L4DAT2	207
DATA5	8	V _{DD}	48	RD	88	GND	128	ADDR0	168	L4DAT3	208
GND	9	DATA33	49	CS	89	ADDR27	129	GND	169	GND	209
DATA6	10	DATA34	50	HBG	90	ADDR26	130	FLAG0	170	L3ACK	210
DATA7	11	DATA35	51	REDY	91	ADDR25	131	FLAG1	171	L3CLK	211
DATA8	12	NC	52	ADRCLK	92	V _{DD}	132	FLAG2	172	L3DAT0	212
V _{DD}	13	GND	53	GND	93	GND	133	FLAG3	173	L3DAT1	213
DATA9	14	DATA36	54	V _{DD}	94	V _{DD}	134	ICSA	174	L3DAT2	214
DATA10	15	DATA37	55	V _{DD}	95	ADDR24	135	EMU	175	L3DAT3	215
DATA11	16	DATA38	56	RFS0	96	ADDR23	136	TIMEXP	176	V _{DD}	216
GND	17	V _{DD}	57	RCLK0	97	ADDR22	137	TDO	177	NC	217
DATA12	18	DATA39	58	DR0	98	GND	138	V _{DD}	178	L2ACK	218
DATA13	19	DATA40	59	TFS0	99	ADDR21	139	TRST	179	L2CLK	219
DATA14	20	DATA41	60	TCLK0	100	ADDR20	140	TDI	180	L2DAT0	220
V _{DD}	21	GND	61	DT0	101	ADDR19	141	TMS	181	L2DAT1	221
DATA15	22	DATA42	62	CPA	102	V _{DD}	142	ТСК	182	L2DAT2	222
DATA16	23	DATA43	63	GND	103	V _{DD}	143	IRQ0	183	L2DAT3	223
DATA17	24	DATA44	64	RFS1	104	ADDR18	144	IRQ1	184	V _{DD}	224
GND	25	V _{DD}	65	RCLK1	105	ADDR17	145	IRQ2	185	GND	225
DATA18	26	DATA45	66	DR1	106	ADDR16	146	EBOOT	186	GND	226
DATA19	27	DATA46	67	TFS1	107	GND	147	RESET	187	L1ACK	227
DATA20	28	DATA47	68	TCLK1	108	ADDR15	148	RPBA	188	L1CLK	228
V _{DD}	29	GND	69	DT1	109	ADDR14	149	LBOOT	189	L1DAT0	229
DATA21	30	V _{DD}	70	HBR	110	V _{DD}	150	ID0	190	L1DAT1	230
DATA22	31	GND	71	DMAR1	111	ADDR13	151	ID1	191	L1DAT2	231
DATA23	32	BR1	72	DMAR2	112	ADDR12	152	ID2	192	L1DAT3	232
GND	33	BR2	73	SBTS	113	ADDR11	153	GND	193	V _{DD}	233
DATA24	34	BR3	74	GND	114	GND	154	L5ACK	194	LOACK	234
DATA25	35	BR4	75	ADDR31	115	ADDR10	155	L5CLK	195	LOCLK	235
DATA26	36	BR5	76	ADDR30	116	ADDR9	156	L5DAT0	196	L0DAT0	236
V _{DD}	37	BR6	77	ADDR29	117	ADDR8	157	L5DAT1	197	L0DAT1	237
V _{DD}	38	V _{DD}	78	V _{DD}	118	V _{DD}	158	L5DAT2	198	L0DAT2	238
DATA27	39	PAGE	79	V _{DD}	119	ADDR7	159	L5DAT3	199	L0DAT3	239
DATA28	40	DMAG1	80	GND	120	ADDR6	160	V _{DD}	200	GND	240

Table 42. ADSP-21060CW/21060LCW CQFP Pin Assignments (QS-240-1A, QS-240-1B)




Figure 42. 240-Lead Ceramic Quad Flat Package, Heat Slug Up [CQFP] (QS-240-2A) Dimensions shown in millimeters




Figure 44. 240-Lead Ceramic Quad Flat Package, Heat Slug Down [CQFP] (QS-240-1A) Dimensions shown in millimeters




Figure 45. 240-Lead Ceramic Quad Flat Package, Mounted with Cavity Up [CQFP] (QS-240-1B) Dimensions shown in millimeters

SURFACE-MOUNT DESIGN

Table 43 is provided as an aide to PCB design. For industrystandard design recommendations, refer to IPC-7351, *Generic Requirements for Surface-Mount Design and Land Pattern Standard*.

Table 43. BGA Data for Use with Surface-Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size	
225-Ball Grid Array (PBGA)	Solder Mask Defined	0.63 mm diameter	0.76 mm diameter	