



Welcome to **E-XFL.COM** 

**Understanding Embedded - DSP (Digital Signal Processors)** 

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

# Applications of <u>Embedded - DSP (Digital Signal Processors)</u>

Details	
Product Status	Obsolete
Туре	Floating Point
Interface	Host Interface, Link Port, Serial Port
Clock Rate	40MHz
Non-Volatile Memory	External
On-Chip RAM	256kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	0°C ~ 85°C (TC)
Mounting Type	Surface Mount
Package / Case	240-BFQFP Exposed Pad
Supplier Device Package	240-MQFP-EP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21062lks-160

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## GENERAL DESCRIPTION

The ADSP-2106x SHARC®—Super Harvard Architecture Computer—is a 32-bit signal processing microcomputer that offers high levels of DSP performance. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table 2 shows performance benchmarks for the ADSP-2106x.

The ADSP-2106x SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including up to 4M bit SRAM memory (see Table 1), a host processor interface, DMA controller, serial ports and link port, and parallel bus connectivity for glueless DSP multiprocessing.

Table 2. Benchmarks (at 40 MHz)

Benchmark Algorithm	Speed	Cycles
1024 Point Complex FFT (Radix 4, with reversal)	0.46 μs	18,221
FIR Filter (per tap)	25 ns	1
IIR Filter (per biquad)	100 ns	4
Divide (y/x)	150 ns	6
Inverse Square Root	225 ns	9
DMA Transfer Rate	240 Mbytes/s	

The ADSP-2106x continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features.

The block diagram on Page 1 illustrates the following architectural features:

- Computation units (ALU, multiplier and shifter) with a shared data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core at every core processor cycle
- · Interval timer
- On-chip SRAM
- External port for interfacing to off-chip memory and peripherals
- Host port and multiprocessor Interface
- · DMA controller

- · Serial ports and link ports
- JTAG Test Access Port




Figure 2. ADSP-2106x System Sample Configuration

#### **SHARC FAMILY CORE ARCHITECTURE**

The ADSP-2106x includes the following architectural features of the ADSP-21000 family core.

#### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

#### **Data Register File**

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

#### **DMA Controller**

The ADSP-2106x's on-chip DMA controller allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-2106x's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-2106x's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-2106x—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-2106xs, memory, or I/O transfers). Four additional link port DMA channels are shared with Serial Port 1 and the external port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchronous off-chip peripherals can

control two DMA channels using DMA request/grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

#### Multiprocessing

The ADSP-2106x offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-2106x's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-2106xs and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240M bytes/s over the link ports or external port. Broadcast writes allow simultaneous transmission of data to all ADSP-2106xs and can be used to implement reflective semaphores.




Figure 4. Memory Map

## PIN FUNCTION DESCRIPTIONS

The ADSP-2106x pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{\text{TRST}}$ ).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR31–0, DATA47–0, FLAG3–0, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx, TCLKx, RCLKx, LxDAT3–0, LxCLK, LxACK, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

Table 3. Pin Descriptions

Pin	Туре	Function
ADDR31-0	I/O/T	<b>External Bus Address.</b> The ADSP-2106x outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/write of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-2106x inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA47-0	I/O/T	<b>External Bus Data.</b> The ADSP-2106x inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47–16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47–8 of the bus. 16-bit short word data is transferred over bits 31–16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23–16. Pull-up resistors on unused DATA pins are not necessary.
MS3-0	О/Т	Memory Select Lines. These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-2106x's system control register (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring, the MS3-0 lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the MS3-0 lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe.</b> This pin is asserted (low) when the ADSP-2106x reads from external memory devices or from the internal memory of other ADSP-2106xs. External devices (including other ADSP-2106xs) must assert $\overline{\text{RD}}$ to read from the ADSP-2106x's internal memory. In a multiprocessing system, $\overline{\text{RD}}$ is output by the bus master and is input by all other ADSP-2106xs.
WR	I/O/T	<b>Memory Write Strobe.</b> This pin is asserted (low) when the ADSP-2106x writes to external memory devices or to the internal memory of other ADSP-2106xs. External devices must assert WR to write to the ADSP-2106x's internal memory. In a multiprocessing system, WR is output by the bus master and is input by all other ADSP-2106xs.
PAGE	O/T	<b>DRAM Page Boundary.</b> The ADSP-2106x asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-2106x's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master
ADRCLK	O/T	Clock Output Reference. In a multiprocessing system, ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select.</b> This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-2106xs). The ADSP-2106x asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-2106x(s).

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-2106x is a bus slave)

Table 3. Pin Descriptions (Continued)

Pin	Туре	Function
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).
LxDAT3-0	I/O	<b>Link Port Data (Link Ports 0–5).</b> Each LxDAT pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
LxCLK	I/O	<b>Link Port Clock (Link Ports 0–5).</b> Each LxCLK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
LxACK	I/O	<b>Link Port Acknowledge (Link Ports 0–5).</b> Each LxACK pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
EBOOT	I	<b>EPROM Boot Select.</b> When EBOOT is high, the ADSP-2106x is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.
LBOOT	I	<b>Link Boot.</b> When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, the ADSP-2106x is configured for host processor booting or no booting. See the table in the BMS pin description below. This signal is a system configuration selection that should be hardwired.
BMS	I/OT	<b>Boot Memory Select.</b> <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, $\overline{BMS}$ is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-2106x will begin executing instructions from external memory. See table below. This input is a system configuration selection that should be hardwired. *Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).
		EBOOT LBOOT BMS Booting Mode
		1 0 Output EPROM (Connect BMS to EPROM chip select.)
		0 0 1 (Input) Host Processor
		0 1 1 (Input) Link Port
		0 0 (Input) No Booting. Processor executes from external memory.
		0 1 0 (Input) Reserved 1 1 x (Input) Reserved
CLKIN	I	Clock In. External clock input to the ADSP-2106x. The instruction cycle rate is equal to CLKIN. CLKIN should not be halted, changed, or operated below the minimum specified frequency.
RESET	I/A	<b>Processor Reset.</b> Resets the ADSP-2106x to a known state and begins program execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.
TCK	1	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.
TMS	I/S	<b>Test Mode Select (JTAG).</b> Used to control the test state machine. TMS has a 20 k $\Omega$ internal pull-up resistor.
TDI	I/S	<b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST	I/A	<b>Test Reset (JTAG).</b> Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2106x. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.
<b>EMU</b>	0	Emulation Status. Must be connected to the ADSP-2106x EZ-ICE target board connector only.
ICSA	0	Reserved, leave unconnected.
VDD	Р	<b>Power Supply;</b> nominally 5.0 V dc for 5 V devices or 3.3 V dc for 3.3 V devices. (30 pins).
GND	G	Power Supply Return. (30 pins).
NC		<b>Do Not Connect.</b> Reserved pins which must be left open and unconnected.

A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-2106x is a bus slave)

#### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE® Emulator uses the IEEE 1149.1JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2-row 7-pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector for ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing.

When the connector is not being used for emulation, place jumpers on the Bxxx pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie  $\overline{BTRST}$  to GND and tie or pull up BTCK to  $V_{DD}$ . The  $\overline{TRST}$  pin must be asserted (pulsed low) after power-up (through  $\overline{BTRST}$  on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, and 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as shown in Table 4.

Table 4. Core Instruction Rate/CLKIN Ratio Selection

Signal	Termination
TMS	Driven Through 22 $\Omega$ Resistor (16 mA Driver)
TCK	Driven at 10 MHz Through 22 $\Omega$ Resistor (16 mA Driver)
TRST <sup>1</sup>	Active Low Driven Through 22 $\Omega$ Resistor (16 mA Driver) (Pulled-Up by On-Chip 20 $k\Omega$ Resistor)
TDI	Driven by 22 $\Omega$ Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
CLKIN	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 k $\Omega$ Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

 $<sup>^1\</sup>overline{\text{TRST}}$  is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN, and  $\overline{\text{EMU}}$  should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 and "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the ADSP-2106x User's Manual, Revision 2.1.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference*.

## ADSP-21060/ADSP-21062 SPECIFICATIONS

Note that component specifications are subject to change without notice.

### **OPERATING CONDITIONS (5 V)**

			A Grade		C Grade		K Grade	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	4.75	5.25	4.75	5.25	4.75	5.25	V
$T_{CASE}$	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
$V_{IH}1^{1}$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	V
$V_{IL}^{1,2}$	Low Level Input Voltage @ V <sub>DD</sub> = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins: DATA47–0, ADDR31–0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{IRQ}}$ 2–0, FLAG3–0,  $\overline{\text{HGB}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR1}}$ ,  $\overline{\text{DMAR2}}$ ,  $\overline{\text{BR6-1}}$ , ID2–0, RPBA,  $\overline{\text{CPA}}$ , TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT,  $\overline{\text{BMS}}$ , TMS, TDI, TCK,  $\overline{\text{HBR}}$ , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

## **ELECTRICAL CHARACTERISTICS (5 V)**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub> <sup>1, 2</sup>	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 \text{ mA}$	4.1		V
V <sub>OL</sub> <sup>1, 2</sup>	Low Level Output Voltage	@ $V_{DD} = Min, I_{OL} = 4.0 \text{ mA}$		0.4	V
V <sub>OL</sub> <sup>1, 2</sup> I <sub>IH</sub> <sup>3, 4</sup> I <sub>IL</sub> <sup>3</sup>	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
$I_{\mathbb{L}}^{3}$	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I., 5 <sup>4</sup>	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
I <sub>O7H</sub> 5, 6, 7, 8	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I <sub>OZL</sub> <sup>5, 9</sup>	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I <sub>OZHP</sub> 9	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
l <sub>ozlc</sub> <sup>7</sup>	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		1.5	mA
I <sub>OZLA</sub> <sup>10</sup>	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 1.5 V$		350	μΑ
I <sub>OZLAR</sub> 8	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
l <sub>ozls</sub> 6	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
C <sub>IN</sub> 11, 12	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

<sup>&</sup>lt;sup>1</sup> Applies to output and bidirectional pins: DATA47–0, ADDR31-0,  $\overline{MS3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG3–0, TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR6-1}$ , CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK,  $\overline{BMS}$ , TDO,  $\overline{EMU}$ , ICSA.

 $<sup>^2</sup>$  Applies to input pins: CLKIN,  $\overline{\text{RESET}}, \overline{\text{TRST.}}$ 

<sup>&</sup>lt;sup>2</sup>See Figure 31, Output Drive Currents 5 V, for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: ACK, SBTS, IRQ2–0, HBR, CS, DMARI, DMAR2, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

<sup>&</sup>lt;sup>4</sup> Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, HBG, REDY, DMAG1, DMAG2, BMS, BR6-1, TFSx, RFSx, TDO, EMU. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-2106x is not requesting bus mastered in 1.

 $<sup>^6</sup>$  Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup>Applies to  $\overline{CPA}$  pin.

 $<sup>^8</sup>$  Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

 $<sup>^9</sup>$  Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.

<sup>&</sup>lt;sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

#### **EXTERNAL POWER DISSIPATION (5 V)**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle
  (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can

drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

*Example:* Estimate P<sub>EXT</sub> with the following assumptions:

- A system with one bank of external data memory RAM (32-bit)
- Four 128K × 8 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of  $1/(4t_{CK})$ , with 50% of the pins switching
- The instruction cycle rate is 40 MHz ( $t_{CK} = 25 \text{ ns}$ )

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 \text{ V})$$

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

Table 5. External Power Calculations (5 V Devices)

Pin Type	No. of Pins	% Switching	×C	×f	× V <sub>DD</sub> <sup>2</sup>	= P <sub>EXT</sub>
Address	15	50	× 44.7 pF	× 10 MHz	× 25 V	= 0.084 W
MS0	1	0	× 44.7 pF	× 10 MHz	× 25 V	= 0.000 W
WR	1	_	× 44.7 pF	× 20 MHz	× 25 V	= 0.022 W
Data	32	50	× 14.7 pF	× 10 MHz	× 25 V	= 0.059 W
ADDRCLK	1	_	× 4.7 pF	× 20 MHz	× 25 V	= 0.002 W

 $P_{EXT} = 0.167 W$ 

## ADSP-21060L/ADSP-21062L SPECIFICATIONS

Note that component specifications are subject to change without notice.

### **OPERATING CONDITIONS (3.3 V)**

			A Grade		C Grade		K Grade	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
V <sub>DD</sub>	Supply Voltage	3.15	3.45	3.15	3.45	3.15	3.45	V
$T_{CASE}$	Case Operating Temperature	-40	+85	-40	+100	-40	+85	°C
$V_{IH}1^{1}$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	2.0	$V_{DD} + 0.5$	V
$V_{IH}2^2$	High Level Input Voltage @ V <sub>DD</sub> = Max	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	2.2	$V_{DD} + 0.5$	V
$V_{IL}^{1,2}$	Low Level Input Voltage @ V <sub>DD</sub> = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins: DATA47–0, ADDR31–0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , ACK,  $\overline{SBTS}$ ,  $\overline{IRQ2-0}$ , FLAG3–0,  $\overline{HGB}$ ,  $\overline{CS}$ ,  $\overline{DMAR1}$ ,  $\overline{DMAR2}$ ,  $\overline{BR6-1}$ , ID2–0, RPBA,  $\overline{CPA}$ , TFS0, TFS1, RFS0, RFS1, LxDAT3–0, LxCLK, LxACK, EBOOT, LBOOT,  $\overline{BMS}$ , TMS, TDI, TCK,  $\overline{HBR}$ , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

### **ELECTRICAL CHARACTERISTICS (3.3 V)**

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub> <sup>1, 2</sup>	High Level Output Voltage	@ $V_{DD} = Min, I_{OH} = -2.0 \text{ mA}$	2.4		V
$V_{OL}^{1,2}$	Low Level Output Voltage	@ $V_{DD} = Min, I_{OL} = 4.0 \text{ mA}$		0.4	V
I <sub>IH</sub> <sup>3, 4</sup>	High Level Input Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
V <sub>OL</sub> <sup>1, 2</sup> I <sub>IH</sub> <sup>3, 4</sup> I <sub>IL</sub> <sup>3</sup>	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
I 4	Low Level Input Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
I <sub>OZH</sub> <sup>5, 6, 7, 8</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		10	μΑ
I <sub>OZL</sub> 5, 9	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		10	μΑ
l <sub>OZHP</sub> 9	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = V_{DD} Max$		350	μΑ
I <sub>OZLC</sub> <sup>7</sup>	Three-State Leakage Current	$@V_{DD} = Max, V_{IN} = 0 V$		1.5	mA
I <sub>OZLA</sub> 10	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 1.5 \text{ V}$		350	μΑ
I <sub>OZLAR</sub> <sup>8</sup>	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		4.2	mA
I <sub>OZLS</sub> <sup>6</sup>	Three-State Leakage Current	@ $V_{DD} = Max, V_{IN} = 0 V$		150	μΑ
C <sub>IN</sub> 11, 12	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

 $<sup>\</sup>frac{1}{Applies} \ to \ output \ and \ bidirectional \ pins: DATA47-0, \ ADDR31-0, \overline{MS3-0}, \overline{RD}, \overline{WR}, PAGE, \ ADRCLK, \overline{SW}, ACK, FLAG3-0, TIMEXP, \overline{HBG}, REDY, \overline{DMAG1}, \overline{DMAG2}, \overline{BR6-1}, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, \overline{BMS}, TDO, \overline{EMU}, ICSA.$ 

<sup>&</sup>lt;sup>2</sup> Applies to input pins: CLKIN, RESET, TRST.

<sup>&</sup>lt;sup>2</sup> See Figure 35, Output Drive Currents 3.3 V, for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup> Applies to input pins: ACK, SBTS, IRQ2-0, HBR, CS, DMARI, DMAR2, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

<sup>&</sup>lt;sup>5</sup> Applies to three-statable pins: DATA47–0, ADDR31–0,  $\overline{MS3}$ –0,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG3–0,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ ,  $\overline{BR6}$ –1, TFSx, RFSx, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus mastership.)

 $<sup>^6</sup>$  Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup> Applies to  $\overline{CPA}$  pin.

 $<sup>^8</sup>$  Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106xL is not requesting bus mastership).

<sup>&</sup>lt;sup>9</sup> Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.

<sup>&</sup>lt;sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

### **INTERNAL POWER DISSIPATION (3.3 V)**

These specifications apply to the internal power portion of  $V_{\rm DD}$  only. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the operating scenarios.

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core memory Access	2 Per Cycle (DM and PM)	1 Per Cycle (DM)	None
Internal Memory DMA	1 Per Cycle	1 Per 2 Cycles	1 Per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%PEAK 
$$I_{DDINPEAK}$$
 + %HIGH  $I_{DDINHIGH}$  + %LOW  $I_{DDINLOW}$  + %IDLE  $I_{DDIDLE}$  = Power Consumption

Parameter	Test Conditions	Max	Unit	
I <sub>DDINPEAK</sub> Supply Current (Internal) <sup>1</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	540	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	600	mA	
I <sub>DDINHIGH</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	425	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	475	mA	
I <sub>DDINLOW</sub> Supply Current (Internal) <sup>2</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = Max$	250	mA	
	$t_{CK} = 25 \text{ ns}, V_{DD} = Max$	275	mA	
I <sub>DDIDLE</sub> Supply Current (Idle) <sup>3</sup>	$V_{DD} = Max$	180	mA	

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 $<sup>^2</sup>$ I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code. I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>3</sup> Idle denotes ADSP-2106xL state during execution of IDLE instruction.

#### **ESD CAUTION**



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### PACKAGE MARKING INFORMATION

Figure 8 and Table 8 provide information on detail contained within the package marking for the ADSP-2106x processors (actual marking format may vary). For a complete listing of product availability, see Ordering Guide on Page 62.



Figure 8. Typical Package Brand

**Table 8. Package Brand Information** 

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	Lead (Pb) Free Option
ССС	See Ordering Guide
VVVVV.X	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

#### TIMING SPECIFICATIONS

The ADSP-2106x processors are available at maximum processor speeds of 33 MHz (–133), and 40 MHz (–160). The timing specifications are based on a CLKIN frequency of 40 MHz  $t_{\text{CK}}$  = 25 ns). The DT derating factor enables the calculation for timing specifications within the min to max range of the  $t_{\text{CK}}$  specification (see Table 9). DT is the difference between the derated CLKIN period and a CLKIN period of 25 ns:

$$DT = t_{CK} - 25 \text{ ns}$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

For voltage reference levels, see Figure 28 on Page 48 under Test Conditions.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices. (O/D) = Open Drain, (A/D) = Active Drive.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

### Interrupts

## Table 11. Interrupts

		5 V and 3.3 V		
Paramete	r	Min	Max	Unit
Timing Red	quirements			
t <sub>SIR</sub>	IRQ2–0 Setup Before CLKIN High <sup>1</sup>	18 + 3DT/4		ns
t <sub>HIR</sub>	IRQ2-0 Hold Before CLKIN High <sup>1</sup>		12 + 3DT/4	ns
t <sub>IPW</sub>	IRQ2-0 Pulse Width <sup>2</sup>	2+t <sub>CK</sub>		ns

 $<sup>^{1}\</sup>mbox{Only}$  required for  $\overline{\mbox{IRQx}}$  recognition in the following cycle.

<sup>&</sup>lt;sup>2</sup>Applies only if t<sub>SIR</sub> and t<sub>HIR</sub> requirements are not met.




Figure 11. Interrupts

### Timer

Table 12. Timer

			5 V and 3.3 V			
Paramete	•		Min	Max	Unit	it
Switching Characteristic						
t <sub>DTEX</sub>	CLKIN High to TIMEXP			15	ns	




Figure 12. Timer

## Flags

Table 13. Flags

		5 V	and 3.3 V	
Parameter		Min	Max	Unit
Timing Require	ements			
t <sub>SFI</sub>	FLAG3–0 IN Setup Before CLKIN High <sup>1</sup>	8 + 5DT/16		ns
t <sub>HFI</sub>	FLAG3–0 IN Hold After CLKIN High <sup>1</sup>	0 – 5DT/16		ns
t <sub>DWRFI</sub>	FLAG3–0 IN Delay After RD/WR Low <sup>1</sup>		5 + 7DT/16	ns
t <sub>HFIWR</sub>	FLAG3–0 IN Hold After RD/WR Deasserted <sup>1</sup>	0		ns
Switching Chai	racteristics			
t <sub>DFO</sub>	FLAG3-0 OUT Delay After CLKIN High		16	ns
$t_{HFO}$	FLAG3-0 OUT Hold After CLKIN High	4		ns
t <sub>DFOE</sub>	CLKIN High to FLAG3–0 OUT Enable	3		ns
t <sub>DFOD</sub>	CLKIN High to FLAG3–0 OUT Disable		14	ns

 $<sup>^{1}</sup>Flag\ inputs\ meeting\ these\ setup\ and\ hold\ times\ for\ instruction\ cycle\ N\ will\ affect\ conditional\ instructions\ in\ instruction\ cycle\ N+2.$ 




Figure 13. Flags

#### Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106xs  $(\overline{BRx})$  or a host processor, both synchronous and asynchronous  $(\overline{HBR}, \overline{HBG})$ .

Table 18. Multiprocessor Bus Request and Host Bus Request

		5 V and 3.3 V		
Parameter		Min	Max	Unit
Timing Requir	ements			
t <sub>HBGRCSV</sub>	HBG Low to RD/WR/CS Valid <sup>1</sup>		20 + 5DT/4	ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>2</sup>	20 + 3DT/4		ns
t <sub>HHBRI</sub>	HBR Hold After CLKIN <sup>2</sup>		14 + 3DT/4	ns
t <sub>SHBGI</sub>	HBG Setup Before CLKIN	13 + DT/2		ns
t <sub>HHBGI</sub>	HBG Hold After CLKIN High		6 + DT/2	ns
t <sub>SBRI</sub>	BRx, CPA Setup Before CLKIN <sup>3</sup>	13 + DT/2		ns
t <sub>HBRI</sub>	BRx, CPA Hold After CLKIN High		6 + DT/2	ns
t <sub>SRPBAI</sub>	RPBA Setup Before CLKIN	21 + 3DT/4		ns
t <sub>HRPBAI</sub>	RPBA Hold After CLKIN		12 + 3DT/4	ns
Switching Cha	practeristics			
t <sub>DHBGO</sub>	HBG Delay After CLKIN		7 – DT/8	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN	-2 - DT/8		ns
t <sub>DBRO</sub>	BRx Delay After CLKIN		7 – DT/8	ns
t <sub>HBRO</sub>	BRx Hold After CLKIN	-2 - DT/8		ns
t <sub>DCPAO</sub>	CPA Low Delay After CLKIN <sup>4</sup>		8 – DT/8	ns
t <sub>TRCPA</sub>	CPA Disable After CLKIN	-2 - DT/8	4.5 – DT/8	ns
t <sub>DRDYCS</sub>	REDY (O/D) or (A/D) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low <sup>5, 6</sup>		8.5	ns
t <sub>TRDYHG</sub>	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^{6,7}$	44 + 23DT/16		ns
t <sub>ARDYTR</sub>	REDY (A/D) Disable from $\overline{CS}$ or $\overline{HBR}$ High <sup>6</sup>		10	ns

<sup>&</sup>lt;sup>1</sup> For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR31-0 must be a non-MMS value 1/2 t<sub>CK</sub> before  $\overline{RD}$  or  $\overline{WR}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the "Host Processor Control of the ADSP-2106x" section in the ADSP-2106x SHARC User's Manual, Revision 2.1.

<sup>&</sup>lt;sup>2</sup>Only required for recognition in the current cycle.

<sup>&</sup>lt;sup>3</sup> CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

<sup>&</sup>lt;sup>4</sup>For ADSP-21060LC, specification is 8.5 – DT/8 ns max.

<sup>&</sup>lt;sup>5</sup> For ADSP-21060L, specification is 9.5 ns max, For ADSP-21060LC, specification is 11.0 ns max, For ADSP-21062L, specification is 8.75 ns max.

 $<sup>^{6}(</sup>O/D)$  = open drain, (A/D) = active drive.

 $<sup>^7</sup>$ For ADSP-21060C/ADSP-21060LC, specification is 40 + 23DT/16 ns min.

### Link Ports $-1 \times CLK$ Speed Operation

Table 23. Link Ports—Receive

			5 V		3.3 V	
Parametei	•	Min	Max	Min	Max	Unit
Timing Req	uirements					
t <sub>SLDCL</sub>	Data Setup Before LCLK Low <sup>1</sup>	3.5		3		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	3		3		ns
t <sub>LCLKIW</sub>	LCLK Period (1× Operation)	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	6		6		ns
t <sub>LCLKRWH</sub>	LCLK Width High	5		5		ns
Switching C	Characteristics					
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High <sup>2, 3</sup>	18 + DT/2	28.5 + DT/2	18 + DT/2	28.5 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay After LCLK High	-3	+13	-3	+13	ns
t <sub>ENDLK</sub>	LACK Enable From CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LACK Disable From CLKIN		20 + DT/2		20 + DT/2	ns

<sup>&</sup>lt;sup>1</sup>For ADSP-21062, specification is 3 ns min.

Table 24. Link Ports—Transmit

			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Require	ements					
t <sub>SLACH</sub>	LACK Setup Before LCLK High <sup>1</sup>	18		18		ns
t <sub>HLACH</sub>	LACK Hold After LCLK High	<b>-7</b>		<b>-7</b>		ns
Switching Cha	ıracteristics					
t <sub>DLCLK</sub>	Data Delay After CLKIN $(1 \times Operation)^2$		15.5		15.5	ns
t <sub>DLDCH</sub>	Data Delay After LCLK High <sup>3</sup>		3		2.5	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	-3		-3		ns
t <sub>LCLKTWL</sub>	LCLK Width Low <sup>4</sup>	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	$(t_{CK}/2) - 1$	$(t_{CK}/2) + 1.25$	ns
t <sub>LCLKTWH</sub>	LCLK Width High <sup>5</sup>	$(t_{CK}/2) - 2$	$(t_{CK}/2) + 2$	(t <sub>CK</sub> /2) – 1.25	$(t_{CK}/2) + 1$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High <sup>6</sup>	$(t_{CK}/2) + 8.5$	$(3 \times t_{CK}/2) + 17$	$(t_{CK}/2) + 8$	$(3 \times t_{CK}/2) + 17.5$	ns
t <sub>ENDLK</sub>	LACK Enable From CLKIN	5 + DT/2		5 + DT/2		ns
t <sub>TDLK</sub>	LACK Disable From CLKIN		20 + DT/2		20 + DT/2	ns

 $<sup>^{1}\</sup>mbox{For ADSP-21060L/ADSP-21060LC},$  specification is 20 ns min.

 $<sup>^2</sup>$ LACK goes low with  $t_{DLALC}$  relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

 $<sup>^3</sup>$  For ADSP-21060C, specification is 18 + DT/2 ns min, 29 + DT/2 ns max.

 $<sup>^2</sup>$  For ADSP-21060L, specification is 16.5 ns max; for ADSP-21060LC, specification is 16.75 ns max.

<sup>&</sup>lt;sup>3</sup>For ADSP-21062, specification is 2.5 ns max.

 $<sup>^4</sup>$ For ADSP-21062, specification is  $(t_{CK}/2) - 1$  ns min,  $(t_{CK}/2) + 1.25$  ns max; for ADSP-21062L, specification is  $(t_{CK}/2) - 1$  ns min,  $(t_{CK}/2) + 1.5$  ns max; for ADSP-21060LC specification is  $(t_{CK}/2) - 1$  ns min,  $(t_{CK}/2) + 2.25$  ns max.

<sup>&</sup>lt;sup>5</sup> For ADSP-21062, specification is  $(t_{CK}/2) - 1.25$  ns min,  $(t_{CK}/2) + 1$  ns max; for ADSP-21062L, specification is  $(t_{CK}/2) - 1.5$  ns min,  $(t_{CK}/2) + 1$  ns max; for ADSP-21060C specification is  $(t_{CK}/2) - 2.25$  ns min,  $(t_{CK}/2) + 1$  ns max.

<sup>&</sup>lt;sup>6</sup> For ADSP-21062, specification is  $(t_{CK}/2) + 8.75$  ns min,  $(3 \times t_{CK}/2) + 17$  ns max; for ADSP-21062L, specification is  $(t_{CK}/2) + 8$  ns min,  $(3 \times t_{CK}/2) + 17$  ns max; for ADSP-21060LC specification is  $(t_{CK}/2) + 8$  ns min,  $(3 \times t_{CK}/2) + 18.5$  ns max.

Table 25. Link Port Service Request Interrupts: 1× and 2× Speed Operations

			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Requ	uirements					
t <sub>SLCK</sub>	LACK/LCLK Setup Before CLKIN Low <sup>1</sup>	10		10		ns
t <sub>HLCK</sub>	LACK/LCLK Hold After CLKIN Low <sup>1</sup>	2		2		ns

<sup>&</sup>lt;sup>1</sup>Only required for interrupt recognition in the current cycle.

#### Link Ports —2 × CLK Speed Operation

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK:

 $Setup Skew = t_{LCLKTWH} \min - t_{DLDCH} - t_{SLDCL}$ 

Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA:

 $Hold\ Skew = t_{LCLKTWL}\ min - t_{HLDCH} - t_{HLDCL}$ 

Calculations made directly from 2 speed specifications will result in unrealistically small skew times because they include multiple tester guardbands.

Note that link port transfers at  $2\times$  CLK speed at 40 MHz ( $t_{CK}$  = 25 ns) may fail. However,  $2\times$  CLK speed link port transfers at 33 MHz ( $t_{CK}$  = 30 ns) work as specified.

Table 26. Link Ports—Receive

			5 V		3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Req	uirements					
t <sub>SLDCL</sub>	Data Setup Before LCLK Low	2.5		2.25		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	2.25		2.25		ns
t <sub>LCLKIW</sub>	LCLK Period (2× Operation)	t <sub>CK</sub> /2		t <sub>CK</sub> /2		ns
t <sub>LCLKRWL</sub>	LCLK Width Low <sup>1</sup>	4.5		5.25		ns
t <sub>LCLKRWH</sub>	LCLK Width High <sup>2</sup>	4.25		4		ns
Switching (	Characteristics					
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High <sup>3</sup>	18 + DT/2	28.5 + DT/2	18 + DT/2	29.5 + DT/2	ns
t <sub>DLALC</sub>	LACK Low Delay After LCLK High <sup>4</sup>	6	16	6	16	ns

<sup>&</sup>lt;sup>1</sup> For ADSP-21060L, specification is 5 ns min.

<sup>&</sup>lt;sup>2</sup> For ADSP-21062, specification is 4 ns min, for ADSP-21060LC, specification is 4.5 ns min.

<sup>&</sup>lt;sup>3</sup>LACK goes low with t<sub>DLALC</sub> relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.

<sup>&</sup>lt;sup>4</sup> For ADSP-21060L, specification is 6 ns min, 18 ns max. For ADSP-21060C, specification is 6 ns min, 16.5 ns max. For ADSP-21060LC, specification is 6 ns min, 18.5 ns max.

#### **Serial Ports**

For serial ports, see Table 28, Table 29, Table 30, Table 31, Table 32, Table 33, Table 35, Figure 26, and Figure 25. To determine whether communication is possible between two devices

at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Table 28. Serial Ports—External Clock

			5 V and 3.3 V	
Parameter	Parameter		Max	Unit
Timing Requ	irements			
t <sub>SFSE</sub>	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	3.5		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	4		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After RCLK <sup>1</sup>	6.5		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width <sup>3</sup>	9		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		ns

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

Table 29. Serial Ports—Internal Clock

		5 V and 3.3 V		
Parameter		Min	Max	Unit
Timing Requ	iirements			
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>1</sup> ; RFS Setup Before RCLK <sup>1</sup>	8		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	1		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>1</sup>	3		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

Table 30. Serial Ports—External or Internal Clock

			5 V and 3.3 V	
Parameter		Min	Max	Unit
Switching Char	racteristics			
t <sub>DFSE</sub>	RFS Delay After RCLK (Internally Generated RFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>1</sup>	3		ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

Table 31. Serial Ports—External Clock

Parameter		Min	Max	Unit
Switching Cl	haracteristics			
t <sub>DFSE</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>1</sup>		13	ns
t <sub>HOFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>1</sup>	3		ns
t <sub>DDTE</sub>	Transmit Data Delay After TCLK <sup>1</sup>		16	ns
t <sub>HDTE</sub>	Transmit Data Hold After TCLK <sup>1</sup>	5		ns

<sup>&</sup>lt;sup>1</sup>Referenced to drive edge.

<sup>&</sup>lt;sup>2</sup> RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

<sup>&</sup>lt;sup>3</sup> For ADSP-21060/ADSP-21060C/ADSP-21060LC, specification is 9.5 ns min.

<sup>&</sup>lt;sup>2</sup>RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

#### JTAG Test Access Port and Emulation

For JTAG Test Access Port and Emulation, see Table 36 and Figure 27.

Table 36. JTAG Test Access Port and Emulation

Parameter		Min	Max	Unit
Timing Requi	rements			
$t_{TCK}$	TCK Period	t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	5		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	7		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1, 2</sup>	18		ns
t <sub>TRSTW</sub>	TRST Pulse Width	4t <sub>CK</sub>		ns
Switching Ch	aracteristics			
t <sub>DTDO</sub>	TDO Delay from TCK Low		13	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>3</sup>		18.5	ns

 $<sup>^{1}</sup> System\ Inputs = DATA63-0, ADDR31-0, \overline{RD}, \overline{WR}, ACK, \overline{SBTS}, \overline{HBR}, \overline{HBG}, \overline{CS}, \overline{DMAR1}, \overline{DMAR2}, \overline{BR6}-1, ID2-0, RPBA, \overline{IRQ2-0}, FLAG3-0, \overline{PA}, BRST, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, LxACK, EBOOT, LBOOT, \overline{BMS}, CLKIN, \overline{RESET}.$ 

<sup>&</sup>lt;sup>3</sup> System Outputs = DATA63-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, CLKOUT, HBG, REDY, DMAGI, DMAG2, BR6-1, PA, BRST, CIF, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TF80, TF81, RF80, RF81, LxDAT7-0, LxCLK, LxACK, BMS.




Figure 27. JTAG Test Access Port and Emulation

 $<sup>^2 \</sup>mbox{For ADSP-21060L/ADSP-21060LC/ADSP-21062L}, specification is 18.5 ns min.$ 

# 225-BALL PBGA BALL CONFIGURATION

Table 40. ADSP-2106x 225-Ball Metric PBGA Ball Assignments (B-225-2)

	Ball								
<b>Ball Name</b>	Number								
BMS	A01	ADDR25	D01	ADDR14	G01	ADDR6	K01	EMU	N01
ADDR30	A02	ADDR26	D02	ADDR15	G02	ADDR5	K02	TDO	N02
DMAR2	A03	MS2	D03	ADDR16	G03	ADDR3	K03	ĪRQ0	N03
DT1	A04	ADDR29	D04	ADDR19	G04	ADDR0	K04	ĪRQ1	N04
RCLK1	A05	DMAR1	D05	GND	G05	ICSA	K05	ID2	N05
TCLK0	A06	TFS1	D06	$V_{DD}$	G06	GND	K06	L5DAT1	N06
RCLK0	A07	CPA	D07	$V_{DD}$	G07	$V_{DD}$	K07	L4CLK	N07
ADRCLK	A08	HBG	D08	$V_{DD}$	G08	$V_{DD}$	K08	L3CLK	N08
<u>CS</u>	A09	DMAG2	D09	$V_{DD}$	G09	$V_{DD}$	K09	L3DAT3	N09
CLKIN	A10	BR5	D10	$V_{DD}$	G10	GND	K10	L2DAT0	N10
PAGE	A11	BR1	D11	GND	G11	GND	K11	L1ACK	N11
BR3	A12	DATA40	D12	DATA22	G12	DATA8	K12	L1DAT3	N12
DATA47	A13	DATA37	D13	DATA25	G13	DATA11	K13	L0DAT3	N13
DATA44	A14	DATA35	D14	DATA24	G14	DATA13	K14	DATA1	N14
DATA42	A15	DATA34	D15	DATA23	G15	DATA14	K15	DATA3	N15
MS0	B01	ADDR21	E01	ADDR12	H01	ADDR2	L01	TRST	P01
SW	B02	ADDR22	E02	ADDR11	H02	ADDR1	L02	TMS	P02
ADDR31	B03	ADDR24	E03	ADDR13	H03	FLAG0	L03	EBOOT	P03
HBR	B04	ADDR27	E04	ADDR10	H04	FLAG3	L04	ID0	P04
DR1	B05	GND	E05	GND	H05	RPBA	L05	L5CLK	P05
DT0	B06	GND	E06	$V_{DD}$	H06	GND	L06	L5DAT3	P06
DR0	B07	GND	E07	$V_{DD}$	H07	GND	L07	L4DAT0	P07
REDY	B08	GND	E08	$V_{DD}$	H08	GND	L08	L4DAT3	P08
RD	B09	GND	E09	$V_{DD}$	H09	GND	L09	L3DAT2	P09
ACK	B10	GND	E10	$V_{DD}$	H10	GND	L10	L2CLK	P10
BR6	B11	NC	E11	GND	H11	NC	L11	L2DAT2	P11
BR2	B12	DATA33	E12	DATA18	H12	DATA4	L12	L1DAT0	P12
DATA45	B13	DATA30	E13	DATA19	H13	DATA7	L13	L0ACK	P13
DATA43	B14	DATA32	E14	DATA21	H14	DATA9	L14	L0DAT1	P14
DATA39	B15	DATA31	E15	DATA20	H15	DATA10	L15	DATA0	P15
MS3	C01	ADDR17	F01	ADDR9	J01	FLAG1	M01	TCK	R01
MS1	C02	ADDR18	F02	ADDR8	J02	FLAG2	M02	ĪRQ2	R02
ADDR28	C03	ADDR20	F03	ADDR7	J03	TIMEXP	M03	RESET	R03
SBTS	C04	ADDR23	F04	ADDR4	J04	TDI	M04	ID1	R04
TCLK1	C05	GND	F05	GND	J05	LBOOT	M05	L5DAT0	R05
RFS1	C06	GND	F06	$V_{DD}$	J06	L5ACK	M06	L4ACK	R06
TFS0	C07	$V_{DD}$	F07	$V_{DD}$	J07	L5DAT2	M07	L4DAT1	R07
RFS0	C08	$V_{DD}$	F08	$V_{DD}$	J08	L4DAT2	M08	L3ACK	R08
WR	C09	$V_{DD}$	F09	$V_{DD}$	J09	L3DAT0	M09	L3DAT1	R09
DMAG1	C10	GND	F10	$V_{DD}$	J10	L2DAT3	M10	L2ACK	R10
BR4	C11	GND	F11	GND	J11	L1DAT1	M11	L2DAT1	R11
DATA46	C12	DATA29	F12	DATA12	J12	L0DAT0	M12	L1CLK	R12
DATA41	C13	DATA26	F13	DATA15	J13	DATA2	M13	L1DAT2	R13
DATA38	C14	DATA28	F14	DATA16	J14	DATA5	M14	L0CLK	R14
27117130	CIT	D /							




Figure 42. 240-Lead Ceramic Quad Flat Package, Heat Slug Up [CQFP] (QS-240-2A) Dimensions shown in millimeters




Figure 44. 240-Lead Ceramic Quad Flat Package, Heat Slug Down [CQFP] (QS-240-1A) Dimensions shown in millimeters