




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                           |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 72MHz                                                                                                                                                     |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, SPI, UART/USART                                                                                                           |
| Peripherals                | DMA, I <sup>2</sup> S, LCD, LVD, POR, PWM, WDT                                                                                                            |
| Number of I/O              | 74                                                                                                                                                        |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 2K x 8                                                                                                                                                    |
| RAM Size                   | 64K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                              |
| Data Converters            | A/D 38x16b; D/A 1x12b                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 121-LFBGA                                                                                                                                                 |
| Supplier Device Package    | 121-MAPBGA (8x8)                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk30dx256vmc7">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk30dx256vmc7</a> |

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [www.freescale.com](http://www.freescale.com) and perform a part number search for the following device numbers: PK30 and MK30 .

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N


## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description          | Values                                                                                                                   |
|-------|----------------------|--------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul> |
| K##   | Kinetis family       | <ul style="list-style-type: none"> <li>K30</li> </ul>                                                                    |
| A     | Key attribute        | <ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>             |
| M     | Flash memory type    | <ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>       |

*Table continues on the next page...*

### 3.6 Relationship between ratings and operating requirements



### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description                                                                                                                                                        | Min. | Max. | Unit    | Notes |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | 300  | $\mu s$ | 1     |
|           | • VLLS1 → RUN                                                                                                                                                      | —    | 112  | $\mu s$ |       |
|           | • VLLS2 → RUN                                                                                                                                                      | —    | 74   | $\mu s$ |       |
|           | • VLLS3 → RUN                                                                                                                                                      | —    | 73   | $\mu s$ |       |
|           | • LLS → RUN                                                                                                                                                        | —    | 5.9  | $\mu s$ |       |
|           | • VLPS → RUN                                                                                                                                                       | —    | 5.8  | $\mu s$ |       |
|           | • STOP → RUN                                                                                                                                                       | —    | 4.2  | $\mu s$ |       |

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

| Symbol         | Description                                                                   | Min. | Typ.  | Max.     | Unit | Notes |
|----------------|-------------------------------------------------------------------------------|------|-------|----------|------|-------|
| $I_{DDA}$      | Analog supply current                                                         | —    | —     | See note | mA   | 1     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks disabled, code executing from flash  | —    | 21.5  | 25       | mA   | 2     |
|                |                                                                               | —    | 21.5  | 30       | mA   |       |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks enabled, code executing from flash   | —    | 31    | 34       | mA   | 3, 4  |
|                |                                                                               | —    | 31    | 34       | mA   |       |
|                |                                                                               | —    | 32    | 39       | mA   |       |
|                |                                                                               | —    | 32    | 39       | mA   |       |
| $I_{DD\_WAIT}$ | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled    | —    | 12.5  | —        | mA   | 2     |
| $I_{DD\_WAIT}$ | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled | —    | 7.2   | —        | mA   | 5     |
| $I_{DD\_VLPR}$ | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled     | —    | 0.996 | —        | mA   | 6     |
| $I_{DD\_VLPR}$ | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled      | —    | 1.46  | —        | mA   | 7     |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                | Min. | Typ.  | Max.  | Unit | Notes |
|-----------------------|----------------------------------------------------------------------------|------|-------|-------|------|-------|
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | —    | 0.61  | —     | mA   | 8     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V                                                 |      |       |       |      |       |
|                       | • @ –40 to 25°C                                                            | —    | 0.35  | 0.567 | mA   |       |
|                       | • @ 70°C                                                                   | —    | 0.384 | 0.793 | mA   |       |
|                       | • @ 105°C                                                                  | —    | 0.628 | 1.2   | mA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V                                  |      |       |       |      |       |
|                       | • @ –40 to 25°C                                                            | —    | 5.9   | 32.7  | μA   |       |
|                       | • @ 70°C                                                                   | —    | 26.1  | 59.8  | μA   |       |
|                       | • @ 105°C                                                                  | —    | 98.1  | 188   | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V                                     |      |       |       |      | 9     |
|                       | • @ –40 to 25°C                                                            | —    | 2.6   | 8.6   | μA   |       |
|                       | • @ 70°C                                                                   | —    | 10.3  | 29.1  | μA   |       |
|                       | • @ 105°C                                                                  | —    | 42.5  | 92.5  | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V                              |      |       |       |      | 9     |
|                       | • @ –40 to 25°C                                                            | —    | 1.9   | 5.8   | μA   |       |
|                       | • @ 70°C                                                                   | —    | 6.9   | 12.1  | μA   |       |
|                       | • @ 105°C                                                                  | —    | 28.1  | 41.9  | μA   |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V                              |      |       |       |      |       |
|                       | • @ –40 to 25°C                                                            | —    | 1.59  | 5.5   | μA   |       |
|                       | • @ 70°C                                                                   | —    | 4.3   | 9.5   | μA   |       |
|                       | • @ 105°C                                                                  | —    | 17.5  | 34    | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V                              |      |       |       |      |       |
|                       | • @ –40 to 25°C                                                            | —    | 1.47  | 5.4   | μA   |       |
|                       | • @ 70°C                                                                   | —    | 2.97  | 8.1   | μA   |       |
|                       | • @ 105°C                                                                  | —    | 12.41 | 32    | μA   |       |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V                       |      |       |       |      |       |
|                       | • @ –40 to 25°C                                                            | —    | 0.19  | 0.22  | μA   |       |
|                       | • @ 70°C                                                                   | —    | 0.49  | 0.64  | μA   |       |
|                       | • @ 105°C                                                                  | —    | 2.2   | 3.2   | μA   |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol               | Description                                                                                                                                                                                                                                                                                                                                          | Min. | Typ. | Max. | Unit | Notes |
|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| I <sub>DD_VBAT</sub> | Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul> | —    | 0.57 | 0.67 | μA   | 10    |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 0.90 | 1.2  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 2.4  | 3.5  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 0.67 | 0.94 | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 1.0  | 1.4  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      | —    | 2.7  | 3.9  | μA   |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      |      |      |      |      |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      |      |      |      |      |       |
|                      |                                                                                                                                                                                                                                                                                                                                                      |      |      |      |      |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled.
3. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEE mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25MHz core, system, bus and flash clock. MCG configured for FEI mode.
6. 4 MHz core and system clock, 4 MHz and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 4 MHz core and system clock, 4 MHz and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 4 MHz core and system clock, 4 MHz and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM.
10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL





Figure 8. Test Access Port timing

Figure 9.  $\overline{\text{TRST}}$  timing

## 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

**Table 14. MCG specifications (continued)**

| Symbol             | Description                                                                                                                                                                                         | Min.       | Typ. | Max.                                        | Unit          | Notes |
|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------|---------------------------------------------|---------------|-------|
| $J_{cyc\_fll}$     | FLL period jitter <ul style="list-style-type: none"> <li><math>f_{VCO} = 48 \text{ MHz}</math></li> <li><math>f_{VCO} = 98 \text{ MHz}</math></li> </ul>                                            | —          | 180  | —                                           | ps            |       |
| $t_{fll\_acquire}$ | FLL target frequency acquisition time                                                                                                                                                               | —          | —    | 1                                           | ms            | 6     |
| PLL                |                                                                                                                                                                                                     |            |      |                                             |               |       |
| $f_{vco}$          | VCO operating frequency                                                                                                                                                                             | 48.0       | —    | 100                                         | MHz           |       |
| $I_{pll}$          | PLL operating current <ul style="list-style-type: none"> <li>PLL @ 96 MHz (<math>f_{osc\_hi\_1} = 8 \text{ MHz}</math>, <math>f_{pll\_ref} = 2 \text{ MHz}</math>, VDIV multiplier = 48)</li> </ul> | —          | 1060 | —                                           | $\mu\text{A}$ | 7     |
| $I_{pll}$          | PLL operating current <ul style="list-style-type: none"> <li>PLL @ 48 MHz (<math>f_{osc\_hi\_1} = 8 \text{ MHz}</math>, <math>f_{pll\_ref} = 2 \text{ MHz}</math>, VDIV multiplier = 24)</li> </ul> | —          | 600  | —                                           | $\mu\text{A}$ | 7     |
| $f_{pll\_ref}$     | PLL reference frequency range                                                                                                                                                                       | 2.0        | —    | 4.0                                         | MHz           |       |
| $J_{cyc\_pll}$     | PLL period jitter (RMS) <ul style="list-style-type: none"> <li><math>f_{vco} = 48 \text{ MHz}</math></li> <li><math>f_{vco} = 100 \text{ MHz}</math></li> </ul>                                     | —          | 120  | —                                           | ps            | 8     |
| $J_{acc\_pll}$     | PLL accumulated jitter over 1 $\mu\text{s}$ (RMS) <ul style="list-style-type: none"> <li><math>f_{vco} = 48 \text{ MHz}</math></li> <li><math>f_{vco} = 100 \text{ MHz}</math></li> </ul>           | —          | 1350 | —                                           | ps            | 8     |
| $D_{lock}$         | Lock entry frequency tolerance                                                                                                                                                                      | $\pm 1.49$ | —    | $\pm 2.98$                                  | %             |       |
| $D_{unl}$          | Lock exit frequency tolerance                                                                                                                                                                       | $\pm 4.47$ | —    | $\pm 5.97$                                  | %             |       |
| $t_{pll\_lock}$    | Lock detector detection time                                                                                                                                                                        | —          | —    | $150 \times 10^{-6} + 1075(1/f_{pll\_ref})$ | s             | 9     |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.



### 6.3.2.1 Oscillator DC electrical specifications

**Table 15. Oscillator DC electrical specifications**

| Symbol      | Description                                                | Min. | Typ. | Max. | Unit       | Notes |
|-------------|------------------------------------------------------------|------|------|------|------------|-------|
| $V_{DD}$    | Supply voltage                                             | 1.71 | —    | 3.6  | V          |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0)                    |      |      |      |            | 1     |
|             | • 32 kHz                                                   | —    | 500  | —    | nA         |       |
|             | • 4 MHz                                                    | —    | 200  | —    | $\mu$ A    |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 300  | —    | $\mu$ A    |       |
|             | • 16 MHz                                                   | —    | 950  | —    | $\mu$ A    |       |
|             | • 24 MHz                                                   | —    | 1.2  | —    | mA         |       |
|             | • 32 MHz                                                   | —    | 1.5  | —    | mA         |       |
| $I_{DDOSC}$ | Supply current — high gain mode (HGO=1)                    |      |      |      |            | 1     |
|             | • 32 kHz                                                   | —    | 25   | —    | $\mu$ A    |       |
|             | • 4 MHz                                                    | —    | 400  | —    | $\mu$ A    |       |
|             | • 8 MHz (RANGE=01)                                         | —    | 500  | —    | $\mu$ A    |       |
|             | • 16 MHz                                                   | —    | 2.5  | —    | mA         |       |
|             | • 24 MHz                                                   | —    | 3    | —    | mA         |       |
|             | • 32 MHz                                                   | —    | 4    | —    | mA         |       |
| $C_x$       | EXTAL load capacitance                                     | —    | —    | —    |            | 2, 3  |
| $C_y$       | XTAL load capacitance                                      | —    | —    | —    |            | 2, 3  |
| $R_F$       | Feedback resistor — low-frequency, low-power mode (HGO=0)  | —    | —    | —    | M $\Omega$ | 2, 4  |
|             | Feedback resistor — low-frequency, high-gain mode (HGO=1)  | —    | 10   | —    | M $\Omega$ |       |
|             | Feedback resistor — high-frequency, low-power mode (HGO=0) | —    | —    | —    | M $\Omega$ |       |
|             | Feedback resistor — high-frequency, high-gain mode (HGO=1) | —    | 1    | —    | M $\Omega$ |       |
| $R_S$       | Series resistor — low-frequency, low-power mode (HGO=0)    | —    | —    | —    | k $\Omega$ |       |
|             | Series resistor — low-frequency, high-gain mode (HGO=1)    | —    | 200  | —    | k $\Omega$ |       |
|             | Series resistor — high-frequency, low-power mode (HGO=0)   | —    | —    | —    | k $\Omega$ |       |
|             | Series resistor — high-frequency, high-gain mode (HGO=1)   | —    | 0    | —    | k $\Omega$ |       |

Table continues on the next page...

### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 19. NVM program/erase timing specifications**

| Symbol                           | Description                              | Min. | Typ. | Max. | Unit          | Notes |
|----------------------------------|------------------------------------------|------|------|------|---------------|-------|
| $t_{hvp\text{gm}4}$              | Longword Program high-voltage time       | —    | 7.5  | 18   | $\mu\text{s}$ |       |
| $t_{h\text{versscr}}$            | Sector Erase high-voltage time           | —    | 13   | 113  | ms            | 1     |
| $t_{h\text{versblk}32\text{k}}$  | Erase Block high-voltage time for 32 KB  | —    | 52   | 452  | ms            | 1     |
| $t_{h\text{versblk}256\text{k}}$ | Erase Block high-voltage time for 256 KB | —    | 104  | 904  | ms            | 1     |

1. Maximum time based on expectations at cycling end-of-life.

### 6.4.1.2 Flash timing specifications — commands

**Table 20. Flash command timing specifications**

| Symbol                         | Description                                             | Min. | Typ. | Max. | Unit          | Notes |
|--------------------------------|---------------------------------------------------------|------|------|------|---------------|-------|
| $t_{rd1\text{blk}32\text{k}}$  | Read 1s Block execution time<br>• 32 KB data flash      | —    | —    | 0.5  | ms            |       |
| $t_{rd1\text{blk}256\text{k}}$ | • 256 KB program flash                                  | —    | —    | 1.7  | ms            |       |
| $t_{rd1\text{sec}1\text{k}}$   | Read 1s Section execution time (data flash sector)      | —    | —    | 60   | $\mu\text{s}$ | 1     |
| $t_{rd1\text{sec}2\text{k}}$   | Read 1s Section execution time (program flash sector)   | —    | —    | 60   | $\mu\text{s}$ | 1     |
| $t_{pgmchk}$                   | Program Check execution time                            | —    | —    | 45   | $\mu\text{s}$ | 1     |
| $t_{rd\text{rsrc}}$            | Read Resource execution time                            | —    | —    | 30   | $\mu\text{s}$ | 1     |
| $t_{pgm4}$                     | Program Longword execution time                         | —    | 65   | 145  | $\mu\text{s}$ |       |
| $t_{ers\text{blk}32\text{k}}$  | Erase Flash Block execution time<br>• 32 KB data flash  | —    | 55   | 465  | ms            | 2     |
| $t_{ers\text{blk}256\text{k}}$ | • 256 KB program flash                                  | —    | 122  | 985  | ms            |       |
| $t_{ersscr}$                   | Erase Flash Sector execution time                       | —    | 14   | 114  | ms            | 2     |
| $t_{pgmsec512p}$               | Program Section execution time<br>• 512 B program flash | —    | 2.4  | —    | ms            |       |
| $t_{pgmsec512d}$               | • 512 B data flash                                      | —    | 4.7  | —    | ms            |       |
| $t_{pgmsec1kp}$                | • 1 KB program flash                                    | —    | 4.7  | —    | ms            |       |
| $t_{pgmsec1kd}$                | • 1 KB data flash                                       | —    | 9.3  | —    | ms            |       |
| $t_{rd1\text{all}}$            | Read 1s All Blocks execution time                       | —    | —    | 1.8  | ms            |       |
| $t_{rdonce}$                   | Read Once execution time                                | —    | —    | 25   | $\mu\text{s}$ | 1     |
| $t_{pgmonce}$                  | Program Once execution time                             | —    | 65   | —    | $\mu\text{s}$ |       |
| $t_{ersall}$                   | Erase All Blocks execution time                         | —    | 175  | 1500 | ms            | 2     |

Table continues on the next page...

**Table 20. Flash command timing specifications (continued)**

| Symbol                                         | Description                                                       | Min. | Typ. | Max. | Unit          | Notes |
|------------------------------------------------|-------------------------------------------------------------------|------|------|------|---------------|-------|
| $t_{\text{vfykey}}$                            | Verify Backdoor Access Key execution time                         | —    | —    | 30   | $\mu\text{s}$ | 1     |
| $t_{\text{swapx01}}$                           | Swap Control execution time                                       | —    | 200  | —    | $\mu\text{s}$ |       |
| $t_{\text{swapx02}}$                           | • control code 0x02                                               | —    | 70   | 150  | $\mu\text{s}$ |       |
| $t_{\text{swapx04}}$                           | • control code 0x04                                               | —    | 70   | 150  | $\mu\text{s}$ |       |
| $t_{\text{swapx08}}$                           | • control code 0x08                                               | —    | —    | 30   | $\mu\text{s}$ |       |
| $t_{\text{pgmpart32k}}$                        | Program Partition for EEPROM execution time<br>• 32 KB FlexNVM    | —    | 70   | —    | ms            |       |
| $t_{\text{setramff}}$                          | Set FlexRAM Function execution time:<br>• Control Code 0xFF       | —    | 50   | —    | $\mu\text{s}$ |       |
| $t_{\text{setram8k}}$                          | • 8 KB EEPROM backup                                              | —    | 0.3  | 0.5  | ms            |       |
| $t_{\text{setram32k}}$                         | • 32 KB EEPROM backup                                             | —    | 0.7  | 1.0  | ms            |       |
| Byte-write to FlexRAM for EEPROM operation     |                                                                   |      |      |      |               |       |
| $t_{\text{eewr8bers}}$                         | Byte-write to erased FlexRAM location execution time              | —    | 175  | 260  | $\mu\text{s}$ | 3     |
| $t_{\text{eewr8b8k}}$                          | Byte-write to FlexRAM execution time:<br>• 8 KB EEPROM backup     | —    | 340  | 1700 | $\mu\text{s}$ |       |
| $t_{\text{eewr8b16k}}$                         | • 16 KB EEPROM backup                                             | —    | 385  | 1800 | $\mu\text{s}$ |       |
| $t_{\text{eewr8b32k}}$                         | • 32 KB EEPROM backup                                             | —    | 475  | 2000 | $\mu\text{s}$ |       |
| Word-write to FlexRAM for EEPROM operation     |                                                                   |      |      |      |               |       |
| $t_{\text{eewr16bers}}$                        | Word-write to erased FlexRAM location execution time              | —    | 175  | 260  | $\mu\text{s}$ |       |
| $t_{\text{eewr16b8k}}$                         | Word-write to FlexRAM execution time:<br>• 8 KB EEPROM backup     | —    | 340  | 1700 | $\mu\text{s}$ |       |
| $t_{\text{eewr16b16k}}$                        | • 16 KB EEPROM backup                                             | —    | 385  | 1800 | $\mu\text{s}$ |       |
| $t_{\text{eewr16b32k}}$                        | • 32 KB EEPROM backup                                             | —    | 475  | 2000 | $\mu\text{s}$ |       |
| Longword-write to FlexRAM for EEPROM operation |                                                                   |      |      |      |               |       |
| $t_{\text{eewr32bers}}$                        | Longword-write to erased FlexRAM location execution time          | —    | 360  | 540  | $\mu\text{s}$ |       |
| $t_{\text{eewr32b8k}}$                         | Longword-write to FlexRAM execution time:<br>• 8 KB EEPROM backup | —    | 545  | 1950 | $\mu\text{s}$ |       |
| $t_{\text{eewr32b16k}}$                        | • 16 KB EEPROM backup                                             | —    | 630  | 2050 | $\mu\text{s}$ |       |
| $t_{\text{eewr32b32k}}$                        | • 32 KB EEPROM backup                                             | —    | 810  | 2250 | $\mu\text{s}$ |       |

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.




Figure 10. EEPROM backup writes to FlexRAM

## 6.4.2 EzPort Switching Specifications

Table 23. EzPort switching specifications

| Num  | Description                                              | Min.                   | Max.        | Unit |
|------|----------------------------------------------------------|------------------------|-------------|------|
|      | Operating voltage                                        | 1.71                   | 3.6         | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ) | —                      | $f_{SYS}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)             | —                      | $f_{SYS}/8$ | MHz  |
| EP2  | EZP_CS negation to next EZP_CS assertion                 | $2 \times t_{EZP\_CK}$ | —           | ns   |
| EP3  | EZP_CS input valid to EZP_CK high (setup)                | 5                      | —           | ns   |
| EP4  | EZP_CK high to EZP_CS input invalid (hold)               | 5                      | —           | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                 | 2                      | —           | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                | 5                      | —           | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                         | —                      | 16          | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                | 0                      | —           | ns   |
| EP9  | EZP_CS negation to EZP_Q tri-state                       | —                      | 12          | ns   |




Figure 12. ADC input impedance equivalency diagram

### 6.6.1.2 16-bit ADC electrical characteristics

Table 25. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

| Symbol         | Description                   | Conditions <sup>1</sup>                                                                                                                                          | Min.                     | Typ. <sup>2</sup>        | Max.                         | Unit                     | Notes                     |
|----------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------|------------------------------|--------------------------|---------------------------|
| $I_{DDA\_ADC}$ | Supply current                |                                                                                                                                                                  | 0.215                    | —                        | 1.7                          | mA                       | 3                         |
| $f_{ADACK}$    | ADC asynchronous clock source | <ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul> | 1.2<br>2.4<br>3.0<br>4.4 | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz | $t_{ADACK} = 1/f_{ADACK}$ |
|                | Sample Time                   | See Reference Manual chapter for sample times                                                                                                                    |                          |                          |                              |                          |                           |
| TUE            | Total unadjusted error        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | ±4<br>±1.4               | ±6.8<br>±2.1                 | LSB <sup>4</sup>         | 5                         |
| DNL            | Differential non-linearity    | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | ±0.7<br>±0.2             | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup>         | 5                         |
| INL            | Integral non-linearity        | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | ±1.0<br>±0.5             | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup>         | 5                         |
| $E_{FS}$       | Full-scale error              | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>                                                                         | —<br>—                   | -4<br>-1.4               | -5.4<br>-1.8                 | LSB <sup>4</sup>         | $V_{ADIN} = V_{DDA}$<br>5 |

Table continues on the next page...

**Table 27. 16-bit ADC with PGA characteristics (continued)**

| Symbol               | Description                             | Conditions                                                                                                                                                                                                                                                                                             | Min.                                                                                                                              | Typ. <sup>1</sup> | Max. | Unit | Notes                                                        |
|----------------------|-----------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|-------------------|------|------|--------------------------------------------------------------|
| V <sub>PP,DIFF</sub> | Maximum differential input signal swing |                                                                                                                                                                                                                                                                                                        | $\left( \frac{(\min(V_X, V_{DDA} - V_X) - 0.2) \times 4}{\text{Gain}} \right)$ where V <sub>X</sub> = V <sub>REFPGA</sub> × 0.583 |                   |      | V    | 6                                                            |
| SNR                  | Signal-to-noise ratio                   | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>                                                                                                                                                                                                                              | 80                                                                                                                                | 90                | —    | dB   | 16-bit differential mode, Average=32                         |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 52                                                                                                                                | 66                | —    | dB   |                                                              |
| THD                  | Total harmonic distortion               | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>                                                                                                                                                                                                                              | 85                                                                                                                                | 100               | —    | dB   | 16-bit differential mode, Average=32, f <sub>in</sub> =100Hz |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 49                                                                                                                                | 95                | —    | dB   |                                                              |
| SFDR                 | Spurious free dynamic range             | <ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>                                                                                                                                                                                                                              | 85                                                                                                                                | 105               | —    | dB   | 16-bit differential mode, Average=32, f <sub>in</sub> =100Hz |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 53                                                                                                                                | 88                | —    | dB   |                                                              |
| ENOB                 | Effective number of bits                | <ul style="list-style-type: none"> <li>Gain=1, Average=4</li> <li>Gain=64, Average=4</li> <li>Gain=1, Average=32</li> <li>Gain=2, Average=32</li> <li>Gain=4, Average=32</li> <li>Gain=8, Average=32</li> <li>Gain=16, Average=32</li> <li>Gain=32, Average=32</li> <li>Gain=64, Average=32</li> </ul> | 11.6                                                                                                                              | 13.4              | —    | bits | 16-bit differential mode, f <sub>in</sub> =100Hz             |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 7.2                                                                                                                               | 9.6               | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 12.8                                                                                                                              | 14.5              | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 11.0                                                                                                                              | 14.3              | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 7.9                                                                                                                               | 13.8              | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 7.3                                                                                                                               | 13.1              | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 6.8                                                                                                                               | 12.5              | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 6.8                                                                                                                               | 11.5              | —    | bits |                                                              |
|                      |                                         |                                                                                                                                                                                                                                                                                                        | 7.5                                                                                                                               | 10.6              | —    | bits |                                                              |
| SINAD                | Signal-to-noise plus distortion ratio   | See ENOB                                                                                                                                                                                                                                                                                               | 6.02 × ENOB + 1.76                                                                                                                |                   |      | dB   |                                                              |

1. Typical values assume V<sub>DDA</sub> = 3.0V, Temp = 25°C, f<sub>ADCK</sub> = 6MHz unless otherwise stated.
2. This current is a PGA module adder, in addition to ADC conversion currents.
3. Between IN+ and IN-. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage (V<sub>CM</sub>) and the PGA gain.
4. Gain = 2<sup>PGAG</sup>
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

## 6.6.2 CMP and 6-bit DAC electrical specifications

**Table 28. Comparator and 6-bit DAC electrical specifications**

| Symbol          | Description    | Min. | Typ. | Max. | Unit |
|-----------------|----------------|------|------|------|------|
| V <sub>DD</sub> | Supply voltage | 1.71 | —    | 3.6  | V    |

Table continues on the next page...





Figure 15. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

**Table 37. Master mode DSPI timing (full voltage range) (continued)**

| Num | Description                         | Min.                            | Max.                     | Unit | Notes |
|-----|-------------------------------------|---------------------------------|--------------------------|------|-------|
| DS2 | DSPI_SCK output high/low time       | $(t_{\text{SCK}/2}) - 4$        | $(t_{\text{SCK}/2}) + 4$ | ns   |       |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{\text{BUS}} \times 2) - 4$ | —                        | ns   | 2     |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{\text{BUS}} \times 2) - 4$ | —                        | ns   | 3     |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                               | 10                       | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | -4.5                            | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 20.5                            | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                               | —                        | ns   |       |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].


**Figure 21. DSPI classic SPI timing — master mode****Table 38. Slave mode DSPI timing (full voltage range)**

| Num  | Description                              | Min.                      | Max.                     | Unit |
|------|------------------------------------------|---------------------------|--------------------------|------|
|      | Operating voltage                        | 1.71                      | 3.6                      | V    |
|      | Frequency of operation                   | —                         | 6.25                     | MHz  |
| DS9  | DSPI_SCK input cycle time                | $8 \times t_{\text{BUS}}$ | —                        | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{\text{SCK}/2}) - 4$  | $(t_{\text{SCK}/2}) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 20                       | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 2                         | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 19                       | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 19                       | ns   |



**Table 39. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)**

| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                                               | 40   | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                                     | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 15   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | -1.0 | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 15   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 20.5 | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |

**Figure 23. I2S/SAI timing — master modes****Table 40. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)**


| Num. | Characteristic                                       | Min. | Max. | Unit        |
|------|------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                    | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)           | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45%  | 55%  | MCLK period |

Table continues on the next page...

**Table 40. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)**

| Num. | Characteristic                                                 | Min. | Max. | Unit |
|------|----------------------------------------------------------------|------|------|------|
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 5.8  | —    | ns   |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns   |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 5.8  | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 25   | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 24. I2S/SAI timing — slave modes**

### 6.8.6.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.


**Table 41. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                               | Min. | Max. | Unit        |
|------|----------------------------------------------|------|------|-------------|
|      | Operating voltage                            | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                          | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)  | 250  | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45%  | 55%  | BCLK period |

Table continues on the next page...

**Table 41. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic                                                    | Min. | Max. | Unit |
|------|-------------------------------------------------------------------|------|------|------|
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns   |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns   |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns   |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns   |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 53   | —    | ns   |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns   |

**Figure 25. I2S/SAI timing — master modes****Table 42. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**


| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                        | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low<br>(input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before<br>I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after<br>I2S_TX_BCLK/I2S_RX_BCLK   | 7.6  | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                     | —    | 67   | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                   | 0    | —    | ns          |

Table continues on the next page...

**Table 42. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic                                                 | Min. | Max. | Unit |
|------|----------------------------------------------------------------|------|------|------|
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 6.5  | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 72   | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 26. I2S/SAI timing — slave modes**

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

**Table 43. TSI electrical specifications**

| Symbol              | Description                                                                                                                                                                                       | Min. | Typ.    | Max.    | Unit    | Notes |
|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|---------|---------|-------|
| V <sub>DDTSI</sub>  | Operating voltage                                                                                                                                                                                 | 1.71 | —       | 3.6     | V       |       |
| C <sub>ELE</sub>    | Target electrode capacitance range                                                                                                                                                                | 1    | 20      | 500     | pF      | 1     |
| f <sub>REFmax</sub> | Reference oscillator frequency                                                                                                                                                                    | —    | 8       | 15      | MHz     | 2, 3  |
| f <sub>ELEmax</sub> | Electrode oscillator frequency                                                                                                                                                                    | —    | 1       | 1.8     | MHz     | 2, 4  |
| C <sub>REF</sub>    | Internal reference capacitor                                                                                                                                                                      | —    | 1       | —       | pF      |       |
| V <sub>DELTA</sub>  | Oscillator delta voltage                                                                                                                                                                          | —    | 500     | —       | mV      | 2, 5  |
| I <sub>REF</sub>    | Reference oscillator current source base current <ul style="list-style-type: none"> <li>2 <math>\mu</math>A setting (REFCHRG = 0)</li> <li>32 <math>\mu</math>A setting (REFCHRG = 15)</li> </ul> | —    | 2<br>36 | 3<br>50 | $\mu$ A | 2, 6  |

Table continues on the next page...

## Pinout

| 121<br>MAP<br>BGA | 100<br>LQFP | Pin Name           | Default                                          | ALT0                                             | ALT1               | ALT2      | ALT3            | ALT4             | ALT5   | ALT6             | ALT7    | EzPort |
|-------------------|-------------|--------------------|--------------------------------------------------|--------------------------------------------------|--------------------|-----------|-----------------|------------------|--------|------------------|---------|--------|
| D9                | 64          | PTB18              | LCD_P14/<br>TSIO_CH11                            | LCD_P14/<br>TSIO_CH11                            | PTB18              | CAN0_TX   | FTM2_CH0        | I2S0_TX_<br>BCLK |        | FTM2_QD_<br>PHA  | LCD_P14 |        |
| C9                | 65          | PTB19              | LCD_P15/<br>TSIO_CH12                            | LCD_P15/<br>TSIO_CH12                            | PTB19              | CAN0_RX   | FTM2_CH1        | I2S0_TX_FS       |        | FTM2_QD_<br>PHB  | LCD_P15 |        |
| F10               | 66          | PTB20              | LCD_P16                                          | LCD_P16                                          | PTB20              |           |                 |                  |        | CMP0_OUT         | LCD_P16 |        |
| F9                | 67          | PTB21              | LCD_P17                                          | LCD_P17                                          | PTB21              |           |                 |                  |        | CMP1_OUT         | LCD_P17 |        |
| F8                | 68          | PTB22              | LCD_P18                                          | LCD_P18                                          | PTB22              |           |                 |                  |        | CMP2_OUT         | LCD_P18 |        |
| E8                | 69          | PTB23              | LCD_P19                                          | LCD_P19                                          | PTB23              |           | SPI0_PCS5       |                  |        |                  | LCD_P19 |        |
| B9                | 70          | PTC0               | LCD_P20/<br>ADC0_SE14/<br>TSIO_CH13              | LCD_P20/<br>ADC0_SE14/<br>TSIO_CH13              | PTC0               | SPI0_PCS4 | PDB0_EXTRG      |                  |        | I2S0_TXD1        | LCD_P20 |        |
| D8                | 71          | PTC1/<br>LLWU_P6   | LCD_P21/<br>ADC0_SE15/<br>TSIO_CH14              | LCD_P21/<br>ADC0_SE15/<br>TSIO_CH14              | PTC1/<br>LLWU_P6   | SPI0_PCS3 | UART1_RTS_<br>b | FTM0_CH0         |        | I2S0_TXD0        | LCD_P21 |        |
| C8                | 72          | PTC2               | LCD_P22/<br>ADC0_SE4b/<br>CMP1_IN0/<br>TSIO_CH15 | LCD_P22/<br>ADC0_SE4b/<br>CMP1_IN0/<br>TSIO_CH15 | PTC2               | SPI0_PCS2 | UART1_CTS_<br>b | FTM0_CH1         |        | I2S0_TX_FS       | LCD_P22 |        |
| B8                | 73          | PTC3/<br>LLWU_P7   | LCD_P23/<br>CMP1_IN1                             | LCD_P23/<br>CMP1_IN1                             | PTC3/<br>LLWU_P7   | SPI0_PCS1 | UART1_RX        | FTM0_CH2         | CLKOUT | I2S0_TX_<br>BCLK | LCD_P23 |        |
| —                 | 74          | VSS                | VSS                                              | VSS                                              |                    |           |                 |                  |        |                  |         |        |
| A11               | 75          | VLL3               | VLL3                                             | VLL3                                             |                    |           |                 |                  |        |                  |         |        |
| A10               | 76          | VLL2               | VLL2                                             | VLL2                                             |                    |           |                 |                  |        |                  |         |        |
| A9                | 77          | VLL1               | VLL1                                             | VLL1                                             |                    |           |                 |                  |        |                  |         |        |
| B11               | 78          | VCAP2              | VCAP2                                            | VCAP2                                            |                    |           |                 |                  |        |                  |         |        |
| C11               | 79          | VCAP1              | VCAP1                                            | VCAP1                                            |                    |           |                 |                  |        |                  |         |        |
| A8                | 80          | PTC4/<br>LLWU_P8   | LCD_P24                                          | LCD_P24                                          | PTC4/<br>LLWU_P8   | SPI0_PCS0 | UART1_TX        | FTM0_CH3         |        | CMP1_OUT         | LCD_P24 |        |
| D7                | 81          | PTC5/<br>LLWU_P9   | LCD_P25                                          | LCD_P25                                          | PTC5/<br>LLWU_P9   | SPI0_SCK  | LPTMR0_<br>ALT2 | I2S0_RXD0        |        | CMP0_OUT         | LCD_P25 |        |
| C7                | 82          | PTC6/<br>LLWU_P10  | LCD_P26/<br>CMP0_IN0                             | LCD_P26/<br>CMP0_IN0                             | PTC6/<br>LLWU_P10  | SPI0_SOUT | PDB0_EXTRG      | I2S0_RX_<br>BCLK |        | I2S0_MCLK        | LCD_P26 |        |
| B7                | 83          | PTC7               | LCD_P27/<br>CMP0_IN1                             | LCD_P27/<br>CMP0_IN1                             | PTC7               | SPI0_SIN  |                 | I2S0_RX_FS       |        |                  | LCD_P27 |        |
| A7                | 84          | PTC8               | LCD_P28/<br>ADC1_SE4b/<br>CMP0_IN2               | LCD_P28/<br>ADC1_SE4b/<br>CMP0_IN2               | PTC8               |           |                 | I2S0_MCLK        |        |                  | LCD_P28 |        |
| D6                | 85          | PTC9               | LCD_P29/<br>ADC1_SE5b/<br>CMP0_IN3               | LCD_P29/<br>ADC1_SE5b/<br>CMP0_IN3               | PTC9               |           |                 | I2S0_RX_<br>BCLK |        | FTM2_FLT0        | LCD_P29 |        |
| C6                | 86          | PTC10              | LCD_P30/<br>ADC1_SE6b                            | LCD_P30/<br>ADC1_SE6b                            | PTC10              | I2C1_SCL  |                 | I2S0_RX_FS       |        |                  | LCD_P30 |        |
| C5                | 87          | PTC11/<br>LLWU_P11 | LCD_P31/<br>ADC1_SE7b                            | LCD_P31/<br>ADC1_SE7b                            | PTC11/<br>LLWU_P11 | I2C1_SDA  |                 | I2S0_RXD1        |        |                  | LCD_P31 |        |
| B6                | —           | PTC12              | LCD_P32                                          | LCD_P32                                          | PTC12              |           | UART4_RTS_<br>b |                  |        |                  | LCD_P32 |        |