

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	MIPS32 [®] M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efe064-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
CLKI	31	49	B28	71	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	32	50	A33	72	0	_	Oscillator crystal output. Connects to crystal or reso- nator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	31	49	B28	71	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	32	50	A33	72	0	_	Oscillator crystal output. Connects to crystal or reso- nator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	47	72	B41	105	Ι	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	48	73	A49	106	0	— —	32.768 low-power oscillator crystal output.
REFCLKI1	PPS	PPS	PPS	PPS	I	—	Reference Clock Generator Inputs 1-4
REFCLKI3	PPS	PPS	PPS	PPS	I	—	
REFCLKI4	PPS	PPS	PPS	PPS	Ι	-	1
REFCLKO1	PPS	PPS	PPS	PPS	0	-	Reference Clock Generator Outputs 1-4
REFCLKO3	PPS	PPS	PPS	PPS	0	—]
REFCLKO4	PPS	PPS	PPS	PPS	0	—	1
Legend: (CMOS = CI	MOS-compa	atible input	or output		Analog =	Analog input P = Power

TABLE 1-2: OSCILLATOR PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input P O = Output I = PPS = Peripheral Pin Select

I = Input

TABLE 1-3: IC1 THROUGH IC9 PINOUT I/O DESCRIPTIONS

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					Input	Capture	
IC1	PPS	PPS	PPS	PPS	Ι	ST	Input Capture Inputs 1-9
IC2	PPS	PPS	PPS	PPS	Ι	ST	1
IC3	PPS	PPS	PPS	PPS	Ι	ST	1
IC4	PPS	PPS	PPS	PPS	Ι	ST]
IC5	PPS	PPS	PPS	PPS	I	ST	
IC6	PPS	PPS	PPS	PPS	I	ST	
IC7	PPS	PPS	PPS	PPS	I	ST	1
IC8	PPS	PPS	PPS	PPS	I	ST	1
IC9	PPS	PPS	PPS	PPS	I	ST	1
Legend:	CMOS = CI	MOS-comp	atible input	or output		Analog =	Analog input P = Power

Legend:

CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output PPS = Peripheral Pin Select P = Power I = Input

	Pin Number						
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
			•		PO	RTA	·
RA0	_	17	A11	22	I/O	ST	PORTA is a bidirectional I/O port
RA1	—	38	B21	56	I/O	ST	
RA2	—	59	A41	85	I/O	ST	
RA3	—	60	B34	86	I/O	ST	
RA4	—	61	A42	87	I/O	ST	
RA5	—	2	B1	2	I/O	ST	
RA6	—	89	A61	129	I/O	ST	
RA7	—	90	B51	130	I/O	ST	
RA9	—	28	B15	39	I/O	ST	
RA10	_	29	A20	40	I/O	ST]
RA14	_	66	B37	95	I/O	ST	
RA15	_	67	A45	96	I/O	ST	
					PO	RTB	
RB0	16	25	A18	36	I/O	ST	PORTB is a bidirectional I/O port
RB1	15	24	A17	35	I/O	ST	
RB2	14	23	A16	34	I/O	ST	
RB3	13	22	A14	31	I/O	ST	
RB4	12	21	A13	26	I/O	ST	
RB5	11	20	B11	25	I/O	ST	
RB6	17	26	B14	37	I/O	ST	
RB7	18	27	A19	38	I/O	ST	
RB8	21	32	B18	47	I/O	ST	
RB9	22	33	A23	48	I/O	ST	
RB10	23	34	B19	49	I/O	ST	_
RB11	24	35	A24	50	I/O	ST	_
RB12	27	41	A27	59	I/O	ST	_
RB13	28	42	B23	60	I/O	ST	-
RB14	29	43	A28	61	I/O	ST	-
RB15	30	44	B24	62	I/O	ST	
D O1		-				RTC	
RC1	—	6	B3	6	I/O	ST	PORTC is a bidirectional I/O port
RC2		7	A6	11	I/O	ST	4
RC3		8	B5	12	I/O	ST	4
RC4	-	9	A7	13	I/O	ST	4
RC12	31	49	B28	71	I/O	ST	4
RC13	47	72	B41	105	I/O	ST	4
RC14	48	73	A49	106	I/O	ST	4
RC15 Legend:	32	50 MOS-comp	A33	72	I/O	ST	Analog input P = Power

TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output PPS = Peripheral Pin Select I = Input

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
ERXD0	61	41	B32	81	I	ST	Ethernet Receive Data 0
ERXD1	58	42	B26	66	I	ST	Ethernet Receive Data 1
ERXD2	57	43	A31	67	I	ST	Ethernet Receive Data 2
ERXD3	56	44	A40	82	I	ST	Ethernet Receive Data 3
ERXERR	64	35	A30	65	I	ST	Ethernet Receive Error Input
ERXDV	62	12	B40	101	I	ST	Ethernet Receive Data Valid
ERXCLK	63	16	B12	27	I	ST	Ethernet Receive Clock
ETXD0	2	86	A5	7	0	—	Ethernet Transmit Data 0
ETXD1	3	85	B4	8	0	—	Ethernet Transmit Data 1
ETXD2	43	79	B17	43	0	—	Ethernet Transmit Data 2
ETXD3	46	80	A22	44	0	—	Ethernet Transmit Data 3
ETXERR	50	87	B44	114	0	—	Ethernet Transmit Error
ETXEN	1	77	A57	120	0	—	Ethernet Transmit Enable
ETXCLK	51	78	B47	121	I	ST	Ethernet Transmit Clock
ECOL	44	10	B33	83	I	ST	Ethernet Collision Detect
ECRS	45	11	A47	100	I	ST	Ethernet Carrier Sense
EMDC	30	70	B39	99	0	—	Ethernet Management Data Clock
EMDIO	49	71	A55	115	I/O	—	Ethernet Management Data
Legend:	CMOS = CI	MOS-compa	atible input	or output		Analog =	Analog input P = Power

TABLE 1-16: ETHERNET MII I/O DESCRIPTIONS

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output

I = Input

PPS = Peripheral Pin Select

TABLE 1-17: ETHERNET RMII PINOUT I/O DESCRIPTIONS

	QFN/ TQFP TQFP TQFP TQFP TQFP VTLA LQFP						
Pin Name					Description		
				E	thernet I	All Interfac	e
ERXD0	61	41	B32	81	I	ST	Ethernet Receive Data 0
ERXD1	58	42	B26	66	I	ST	Ethernet Receive Data 1
ERXERR	64	35	A30	65	I	ST	Ethernet Receive Error Input
ETXD0	2	86	A5	7	0	—	Ethernet Transmit Data 0
ETXD1	3	85	B4	8	0	—	Ethernet Transmit Data 1
ETXEN	1	77	A57	120	0	—	Ethernet Transmit Enable
EMDC	30	70	B39	99	0	—	Ethernet Management Data Clock
EMDIO	49	71	A55	115	I/O	—	Ethernet Management Data
EREFCLK	63	16	B12	27	Ι	ST	Ethernet Reference Clock
ECRSDV	62	12	B40	101	Ι	ST	Ethernet Carrier Sense Data Valid
Legend:	CMOS = CI	MOS-compa	atible input	or output		Analog =	Analog input P = Power

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog inputP = Power<math>O = OutputI = InputPPS = Peripheral Pin Select

2.9.1.3 EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations

The use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/Boost regulators as the local power source for PIC32MZ EF devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-5. In addition to a more stable power source, use of this type of T-Filter can greatly reduce susceptibility to EMI sources and events.






TABLE 7-1:	MIPS32 [®] M-CLASS MICROPROCESSOR CORE EXCEPTION TYPES (CONTINUED)

Exception Type (In Order of Priority)	Description	Branches to	Status Bits Set	Debug Bits Set	EXCCODE	XC32 Function Name
Instruction Validity Exceptions	An instruction could not be completed because it was not allowed to access the required resources (Coprocessor Unusable) or was illegal (Reserved Instruction). If both exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception.	EBASE+0x180	EXL	_	0x0A or 0x0B	_general_exception_handler
Execute Exception	An instruction-based exception occurred: Integer overflow, trap, system call, breakpoint, floating point, or DSP ASE state disabled exception.	EBASE+0x180	EXL	_	0x08-0x0C	_general_exception_handler
Tr	Execution of a trap (when trap condition is true).	EBASE+0x180	EXL	—	0x0D	_general_exception_handler
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).	0xBFC0_0480	_	DDBL or DDBS	_	_
WATCH	A reference to an address that is in one of the Watch registers (data).	EBASE+0x180	EXL	—	0x17	_general_exception_handler
AdEL	Load address alignment error. User mode load reference to kernel address.	EBASE+0x180	EXL	-	0x04	_general_exception_handler
AdES	Store address alignment error. User mode store to kernel address.	EBASE+0x180	EXL	-	0x05	_general_exception_handler
TLBL	Load TLB miss or load TLB hit to page with $V = 0$.	EBASE+0x180	EXL	—	0x02	_general_exception_handler
TLBS	Store TLB miss or store TLB hit to page with $V = 0$.	EBASE+0x180	EXL	—	0x03	_general_exception_handler
DBE	Load or store bus error.	EBASE+0x180	EXL	—	0x07	_general_exception_handler
DDBL	EJTAG data hardware breakpoint matched in load data compare.	0xBFC0_0480	—	DDBL	_	_
CBrk	EJTAG complex breakpoint.	0xBFC0_0480	-	DIBIMPR, DDBLIMPR, and/or DDBSIMPR	_	_
		Lowest Priority				

DMA Control Registers 10.1

TABLE 10-1: DMA GLOBAL REGISTER MAP

ess		0		Bits												s			
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1000	DMACON	31:16	_	—	_	—	—	_	—	—	_	_	—	—	_	_	—	—	0000
1000	DIVIACON	15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	_	_	_	_	—	_	_	0000
1010	DMASTAT	31:16	RDWR	_	_	—	—	_	_	_	_	_	_	_	_	—	_	_	0000
1010	DIVIASTAT	15:0		DMACH<2:0> 0000															
1020	DMAADDR	31:16	DMAADDR<31:0>										0000						
1020	DIVIAADDR	15:0	DWAADDR<31:0>									0000							

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

TABLE 10-2: DMA CRC REGISTER MAP

ess										Bi	ts								
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1020	DCRCCON	31:16	—	—	BYTO	<1:0>	:0> WBO BITO							0000					
1030	DURUUUN	15:0	_	_	_			PLEN<4:0>			CRCEN	CRCAPP	CRCTYP	_	_	С	RCCH<2:0	>	0000
1040	DCRCDATA	31:16								DCRCDA	TA -21.05								0000
1040	DEREDATA	15:0								DURUDA	IA<31.02								0000
1050	DCRCXOR	31:16		DCRCXOR<31:0>															
1050	DURUXUR	15:0		000										0000					
Legen	end: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.																		

Legend:

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24	FORCEHST	FIFOACC	FORCEFS	FORCEHS	PACKET	TESTK	TESTJ	NAK					
22.16	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
23:16	—			—		ENDPOI	NT<3:0>						
15.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0					
15:8	—			—	—	RI	FRMUM<10:8	3>					
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
7:0	RFRMNUM<7:0>												

REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3

Legend:	HC = Hardware Cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FORCEHST: Test Mode Force Host Select bit 1 = Forces USB module into <i>Host mode</i> , regardless of whether it is connected to any peripheral 0 = Normal operation
bit 30	FIFOACC: Test Mode Endpoint 0 FIFO Transfer Force bit 1 = Transfers the packet in the Endpoint 0 TX FIFO to the Endpoint 0 RX FIFO 0 = No transfer
bit 29	FORCEFS: Test mode Force Full-Speed Mode Select bit This bit is only active if FORCEHST = 1. 1 = Forces USB module into Full-Speed mode. Undefined behavior if FORCEHS = 1. 0 = If FORCEHS = 0, places USB module into Low-Speed mode.
bit 28	 FORCEHS: Test mode Force Hi-Speed Mode Select bit This bit is only active if FORCEHST = 1. 1 = Forces USB module into Hi-Speed mode. Undefined behavior if FORCEFS = 1. 0 = If FORCEFS = 0, places USB module into Low-Speed mode.
bit 27	 PACKET: Test_Packet Test Mode Select bit This bit is only active if module is in Hi-Speed mode. 1 = The USB module repetitively transmits on the bus a 53-byte test packet. Test packet must be loaded into the Endpoint 0 FIFO before the test mode is entered. 0 = Normal operation
bit 26	TESTK: Test_K Test Mode Select bit 1 = Enters Test_K test mode. The USB module transmits a continuous K on the bus. 0 = Normal operation
	This bit is only active if the USB module is in Hi-Speed mode.
bit 25	TESTJ: Test_J Test Mode Select bit 1 = Enters Test_J test mode. The USB module transmits a continuous J on the bus. 0 = Normal operation
	This bit is only active if the USB module is in Hi-Speed mode.
bit 24	 NAK: Test_SE0_NAK Test Mode Select bit 1 = Enter Test_SE0_NAK test mode. The USB module remains in Hi-Speed mode but responds to any valid IN token with a NAK 0 = Normal operation
	This mode is only active if module is in Hi-Speed mode.
bit 23-20	Unimplemented: Read as '0'

REGISTER 11-11: USBIENCSR3: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 3 (ENDPOINT 1-7) (CONTINUED)

bit 15-8 **RXINTERV<7:0>:** Endpoint RX Polling Interval/NAK Limit bits

For Interrupt and Isochronous transfers, this field defines the polling interval for the endpoint. For Bulk endpoints, this field sets the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses.

The following table describes the valid values and meaning for this field:

Transfer Type	Speed	Valid Values (m)	Interpretation
Interrupt	Low/Full	0x01 to 0xFF	Polling interval is 'm' frames.
	High	0x01 to 0x10	Polling interval is 2 ^(m-1) frames.
Isochronous	Full or High	0x01 to 0x10	Polling interval is 2 ^(m-1) frames/microframes.
Bulk	Full or High	0x02 to 0x10	NAK limit is 2 ^(m-1) frames/microframes. A value of '0' or '1' disables the NAK time-out function.

bit 7-6 **SPEED<1:0>:** RX Endpoint Operating Speed Control bits

- 11 = Low-Speed
- 10 = Full-Speed
- 01 = Hi-Speed

00 = Reserved

bit 5-4 **PROTOCOL<1:0>:** RX Endpoint Protocol Control bits

- 11 = Interrupt
- 10 = Bulk
- 01 = Isochronous
- 00 = Control

bit 3-0 **TEP<3:0>:** RX Target Endpoint Number bits

This value is the endpoint number contained in the TX endpoint descriptor returned to the USB module during device enumeration.

r	i	i								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	—	—	_	RXDPB		RXFIFOSZ<3:0>				
00.40	U-0	U-0 U-0 U-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	—	—	_	TXDPB		TXFIFOS	SZ<3:0>			
15.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
15:8	—	—			—	—	TXEDMA	RXEDMA		
7.0	R-1	R-0	R-0		R-0	R-0	R/W-0, HC	R/W-0		
7:0	BDEV	FSDEV	LSDEV	-	6<1:0>	HOSTMODE	HOSTREQ	SESSION		

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-29 Unimplemented: Read as '0'

- bit 28 RXDPB: RX Endpoint Double-packet Buffering Control bit
 - 1 = Double-packet buffer is supported. This doubles the size set in RXFIFOSZ.
 - 0 = Double-packet buffer is not supported

bit 27-24 RXFIFOSZ<3:0>: RX Endpoint FIFO Packet Size bits

The maximum packet size to allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission)

1111 = Reserved

- •
- •
- 1010 = Reserved
- 1001 = 4096 bytes
- 1000 = 2048 bytes
- 0111 = 1024 bytes
- 0110 = 512 bytes
- 0101 = 256 bytes
- 0100 = 128 bytes
- 0011 = 64 bytes
- 0010 = 32 bytes
- 0001 = 16 bytes
- 0000 = 8 bytes
- bit 23-21 Unimplemented: Read as '0'
- bit 20 **TXDPB:** TX Endpoint Double-packet Buffering Control bit
 - 1 = Double-packet buffer is supported. This doubles the size set in TXFIFOSZ.
 - 0 = Double-packet buffer is not supported

REGISTER 11-28: USBLPMR1: USB LINK POWER MANAGEMENT CONTROL REGISTER 1 (CONTINUED)

bit 16 LPMXMT: LPM Transition to the L1 State bit

When in Device mode:

1 = USB module will transition to the L1 state upon the receipt of the next LPM transaction. LPMEN must be set to `0b11. Both LPMXMT and LPMEN must be set in the same cycle.

0 = Maintain current state

When LPMXMT and LPMEN are set, the USB module can respond in the following ways:

- If no data is pending (all TX FIFOs are empty), the USB module will respond with an ACK. The bit will self clear and a software interrupt will be generated.
- If data is pending (data resides in at least one TX FIFO), the USB module will respond with a NYET. In this case, the bit will not self clear however a software interrupt will be generated.

When in Host mode:

- 1 = USB module will transmit an LPM transaction. This bit is self clearing, and will be immediately cleared upon receipt of any Token or three time-outs have occurred.
 0 = Maintain current state
- bit 15-12 ENDPOINT<3:0>: LPM Token Packet Endpoint bits
- This is the endpoint in the token packet of the LPM transaction.
- bit 11-9 Unimplemented: Read as '0'
- bit 8 **RMTWAK:** Remote Wake-up Enable bit

This bit is applied on a temporary basis only and is only applied to the current suspend state.

- 1 = Remote wake-up is enabled
- 0 = Remote wake-up is disabled
- bit 7-4 HIRD<3:0>: Host Initiated Resume Duration bits

The minimum time the host will drive resume on the bus. The value in this register corresponds to an actual resume time of:

Resume Time = 50 μ s + HIRD * 75 μ s. The resulting range is 50 μ s to 1200 μ s.

bit 3-0 LNKSTATE<3:0>: Link State bits

This value is provided by the host to the peripheral to indicate what state the peripheral must transition to after the receipt and acceptance of a LPM transaction. The only valid value for this register is '1' for Sleep State (L1). All other values are reserved.

Bit Range Bit 31/23/15/7 Bit 30/22/14/6 Bit 29/21/13/5 Bit 28/20/12/4 Bit 27/19/11/3 Bit 26/18/10/2 Bit 25/17/9/1 Bit 24/16/8/0 31:24 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 U-0 U-0 U-0 U-0 U-0 U-0 U-0 31:24 U-0 U-0 U-0 U-0 U-0 U-0 23:16 U-0 U-0 U-0 U-0 U-0 U-0								
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—			—	_		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	-	-	—	_	-	—
15.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
15:8	ON	—	SIDL	TWDIS	TWIP	_	-	—
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE	—	TCKPS	S<1:0>		TSYNC	TCS	—

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer On bit
 - 1 = Timer is enabled
 - 0 = Timer is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

- 1 = Discontinue operation when device enters Idle mode
- 0 = Continue operation even in Idle mode

bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

- 1 = Writes to TMR1 are ignored until pending write operation completes
- 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

bit 11 TWIP: Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode: 1 = Asynchronous write to TMR1 register in progress 0 = Asynchronous write to TMR1 register complete In Synchronous Timer mode:

This bit is read as '0'.

bit 10-8 **Unimplemented:** Read as '0'

- bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit $\frac{When TCS = 1}{This bit is ignored.}$ $\frac{When TCS = 0}{1 = Gated time accumulation is enabled}$ 0 = Gated time accumulation is disabled
- bit 6 Unimplemented: Read as '0'

bit 5-4 **TCKPS<1:0>:** Timer Input Clock Prescale Select bits

- 11 = 1:256 prescale value
- 10 = 1:64 prescale value
- 01 = 1:8 prescale value
- 00 = 1:1 prescale value

bit 3 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
01.04	1:24 R-0 3:16 R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31:24				PSINTV<	:31:24>			
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				PSINTV<	:23:16>			
45-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				PSINTV	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-y	R-y	R-y
7:0				PSINTV	<7:0>			

REGISTER 15-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER

Legend:		y = Value set from Co	onfiguration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 **PSINTV<31:0>:** DMT Window Interval Configuration Status bits

This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

SQI Control Registers 20.1

TABLE 20-1: SERIAL QUADRATURE INTERFACE (SQI) REGISTER MAP

ess				Bits 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 29/17 - - - - - - DUMMYBYTES<2:0> ADDRBYTES<2:0> READOPCODE<7:6> 0000 READOPCODE<5:0> TYPEDATA<1:0> TYPEDUMMY<1:0> TYPEMODE<1:0> TYPECMD<1:0> 0000 - - - - - - - - 0000 - - - - - - - - 0000 - - - - - - - - - 0000 - - - - - - - - - - 0000 - - - - - - - - - 0000 - - - - - - - - - 0000 - - -															
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2000	SQI1	31:16			—	—	Image: state of the state o				DUN	IMYBYTES<	2:0>	AD	DRBYTES<2	2:0>	READOPCODE<7:6:		
2000	XCON1	15:0			READOPO	CODE<5:0>			TYPEDA	ATA<1:0>	TYPEDU	/MY<1:0>	TYPEMC	DE<1:0>	TYPEAD	DR<1:0>	> TYPECMD<1:0>		0000
2004	SQI1	31:16	—	—	—	—	-	—	—	—	—	—	-	—	—	-	—	—	0000
2004	XCON2	15:0	—	—	—	—	DEVSE	L<1:0>	MODEBY	TES<1:0>				MODECO					0000
2008	SQI1CFG	31:16	_	_	_	_	_	_	CSEN	l<1:0>	SQIEN	_	DATAE	N<1:0>	CON FIFORST	RXFIFO RST	TXFIFO RST	RESET	0000
		15:0	_	—	—	BURSTEN	_	HOLD	WP	—	—	—	LSBF	CPOL	CPHA		MODE<2:0>		0000
200C	SQI1CON	31:16	—	—	—	—	—	—	—	SCHECK	—	DASSERT	DEVSE	L<1:0>	LANEMC	DE<1:0>	CMDIN	IT<1:0>	0000
		15:0								TXRXCOL	JNT<15:0>								0000
2010	SQI1	31:16	—	—	—	-	—	—	—	—	—	_	—	_	-	C	LKDIV<10:8		0000
	CLKCON	15:0				CLKDI	V<7:0>				_	_	_	_	_		STABLE	EN	0000
2014	SQI1	31:16	_	_	_	-	_	—	—	—	_	_	_	_	—	_	—	_	0000
_	CMDTHR	15:0	—	—	_		TX	CMDTHR<4	:0>		—	—	—		-	CMDTHR<4	4:0>		0000
2018	SQI1	31:16	_	—	_	-					—	—	_	—	—	—	—	—	0000
	INTTHR	15:0	—	—	—		T>	(INTTHR<4:			—	—	—			(INTTHR<4:			0000
0010	SQI1	31:16	—	_	_	_	_	_		—	—	_	_	—	—	—	_	—	0000
201C	INTEN	15:0	_	_	_	_	DMAEIE			CON THRIE	CON EMPTYIE	CON FULLIE	RX THRIE	RX FULLIE	RX EMPTYIE	TX THRIE	TX FULLIE	TX EMPTYIE	0000
	SQI1	31:16	—	—	-	—	—			-	-	—	—	—	—	—	-	—	0000
2020	INTSTAT	15:0	-	—	-	-	DMAEIF			CON THRIF	CON EMPTYIF	CON FULLIF	RX THRIF	RX FULLIF	RX EMPTYIF	TX THRIF	TX FULLIF	TX EMPTYIF	0000
2024	SQI1	31:16				TXDATA<31:16>										0000			
	TXDATA	15:0								TXDAT									0000
2028	SQI1	31:16									<31:16>								0000
	RXDATA	15:0								RXDAT	A<15:0>								0000
202C	SQI1	31:16	—												REE<7:0>				0000
	STAT1	15:0	_	_											CNT<7:0>				0000
2030	SQI1 STAT2	31:16	_								—	-	-	-	-	—		AT<1:0>	0000
	-	15:0	_						SDID3	SDID2	SDID1	SDID0	_	RXUN	TXOV	00x0			
2034	SQI1 BDCON	31:16	_	_	_					_	_	_	_	_	-	-	-	0000	
		15:0	_	—								_	—	—	—	START	POLLEN	DMAEN	0000
2038	SQI1BD CURADD	31:16		BDCURRADDR<31:16> 0000															
		15:0		BDCURRADDR<15:0> 0000 BDADDR<31:16> 0000															
2040	SQI1BD BASEADD	31:16 15:0																	0000
	DAOLADD	15:0								BDADD	R<15:0>								0000

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
31.24	—	—	—	—	—	—		—						
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
23.10				TXFIFOFR	EE<7:0>									
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
15.6		—	_		_	_	_	—						
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
7.0		R-0 R-0												

REGISTER 20-12: SQI1STAT1: SQI STATUS REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24 Unimplemented: Read as '0'

bit 23-16 TXFIFOFREE<7:0>: Transmit FIFO Available Word Space bits

bit 15-8 Unimplemented: Read as '0'

bit 7-0 RXFIFOCNT<7:0>: Number of words of read data in the FIFO

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ress (e								Bit	5								
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
	ADC2CFG ⁽³⁾	31:16								ADCCFG	<31:16>							•	01
		15:0								ADCCFG	<15:0>								0
318C	ADC3CFG ⁽³⁾	31:16								ADCCFG	<31:16>								C
		15:0								ADCCFG	<15:0>								C
B190	ADC4CFG ⁽³⁾	31:16								ADCCFG	<31:16>								C
		15:0								ADCCFG	<15:0>								(
319C	ADC7CFG ⁽³⁾	31:16								ADCCFG	<31:16>								(
		15:0								ADCCFG	<15:0>								C
B1C0	ADCSYSCFG1	31:16								AN<31	:16>								2
		15:0								AN<1	5:0>								F
31C4	ADCSYSCFG2	31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	_	_	-	(
		15:0	_	_															
3200	ADCDATA0	31:16			DATA<31:16> 0000														
		15:0		DATA<15:0> 0000															
3204	ADCDATA1	31:16		DATA<31:16> 0000															
		15:0		DATA<31:16> 0000 DATA<15:0> 0000															
B208	ADCDATA2	31:16		DATA<15:0> 0000 DATA<31:16> 0000															
		15:0								DATA<	15:0>								
320C	ADCDATA3	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B210	ADCDATA4	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B214	ADCDATA5	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								(
B218	ADCDATA6	31:16								DATA<3	1:16>								(
		15:0								DATA<	15:0>								(
B21C	ADCDATA7	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B220	ADCDATA8	31:16			DATA<15:0> 0000 DATA<31:16> 0000														
		15:0		DATA<31:16> 0000 DATA<15:0> 0000															
B224	ADCDATA9	31:16		DATA<15:0> 0000 DATA<31:16> 0000															
		15:0		DATA<11:0> 0000															
B228	ADCDATA10	31:16																	
		15:0		DATA<31:16> 000 DATA<15:0> 000															
B22C	ADCDATA11	31:16								DATA<3	1:16>								-
		15:0								DATA<									(
B230	ADCDATA12	31:16								DATA<3									C
		15:0								DATA<									C

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

	I TPBCLK2 I TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2
PBCLK2		 _//	ا ہ	 //		/	
PMA <x:0></x:0>	<u> </u>	↓↓ 	Address				
		⊢ PM2 + PM3	·				
PMD <x:0></x:0>		Address<7:0>	>¥	/ \	Data	/	
			י ל	✓ PM	112	< PM13-►	
PMRD_		↓		I			
PMWR _		 	ا ا	· /	<u>←</u> PM11-►		. I
	I I	← PM1 →	ļ	I	I		
PMALL/PMALH		<u> </u>					
PMCSx	I I/	<u>}</u>					
			•	•			·

FIGURE 37-23: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 37-44: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
PM11	Twr	PMWR Pulse Width		1 TPBCLK2	_	—	—
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)		2 TPBCLK2	—	—	_
PM13	Tdvhold	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)		1 TPBCLK2	—	_	—

Note 1: These parameters are characterized, but not tested in manufacturing.

38.1 DC Characteristics

TABLE 38-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp. Range	Max. Frequency	
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices	Comment
EDC5	2.1V-3.6V	-40°C to +125°C	180 MHz	

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

TABLE 38-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +125°C for Extended				
Parameter No.	Typical ⁽³⁾	Maximum ⁽⁶⁾	Units	Conditions			
Operating C	Operating Current (IDD) ⁽¹⁾						
EDC20	8	54	mA	4 MHz (Note 4,5)			
EDC21	10	60	mA	10 MHz (Note 5)			
EDC22	32	95	mA	60 MHz (Note 2,4)			
EDC23	40	105	mA	80 MHz (Note 2,4)			
EDC25	61	125	mA	130 MHz (Note 2,4)			
EDC26	72	140	mA	160 MHz (Note 2,4)			
EDC28	81	150	mA	180 MHz (Note 2,4)			

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
 - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
 - L1 Cache and Prefetch modules are enabled
 - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
 - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
- 6: Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

38.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MZ EF device AC characteristics and timing parameters.

TABLE 38-5:	SYSTEM TIMING REQUIREMENTS
-------------	----------------------------

AC CHARACTERISTICS		Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions
EOS51	Fsys	System Frequency	DC		180	MHz	USB module disabled
			30	_	180	MHz	USB module enabled
EOS55a	Fpb	Peripheral Bus Frequency	DC	_	90	MHz	For PBCLKx, 'x' \neq 4, 7
EOS55b			DC	_	180	MHz	For PBCLK4, PBCLK7
EOS56	Fref	Reference Clock Frequency			45	MHz	For REFCLKI1, 3, 4 and REFCLKO1, 3, 4 pins

TABLE 38-6: PLL CLOCK TIMING SPECIFICATIONS

Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param. No.SymbolCharacteristics ⁽¹⁾ Min.TypicalMax.UnitsCo	onditions				
EOS54a FPLL PLL Output Frequency Range 10 — 180 MHz					

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{PBCLK2}{\sqrt{CommunicationClock}}}}$$

For example, if PBCLK2 = 100 MHz and SPI bit rate = 50 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{100}{50}}} = \frac{D_{CLK}}{1.41}$$

TABLE 39-3: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Parameter No.	Typical ⁽²⁾	Maximum ⁽⁴⁾	Units	Conditions		
Idle Current (III	Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)					
MDC35	41	60	mA	252 MHz		

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled (USBPMD = 1), VUSB3V3 is connected to Vss, PBCLKx divisor = 1:128 (' $x' \neq 7$)
- CPU is in Idle mode (CPU core Halted)
- L1 Cache and Prefetch modules are disabled
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- 4: Data in the "Maximum" column is at 3.3V, +85°C at specified operating frequency, unless otherwise stated. Parameters are for design guidance only and are not tested.

A.6 DMA

The DMA controller in PIC32MZ EF devices is similar to the DMA controller in PIC32MX5XX/6XX/7XX devices. New features include the extension of pattern matching to two by bytes and the addition of the optional Pattern Ignore mode. Table A-7 lists differences (indicated by **Bold** type) that will affect software migration.

TABLE A-7: DMA DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature				
Read/Write Status on Error					
	The RDWR bit has moved from DMASTAT<3> in PIC32MX5XX/ 6XX/7XX devices to DMASTAT<31> in PIC32MZ EF devices.				
RDWR (DMASTAT< 3 >) 1 = Last DMA bus access when an error was detected was a read 0 = Last DMA bus access when an error was detected was a write	RDWR (DMASTAT< 31 >) 1 = Last DMA bus access when an error was detected was a read 0 = Last DMA bus access when an error was detected was a write				
Source-to-Dest	ination Transfer				
On PIC32MX devices, a DMA channel performs a read of the source data and completes the transfer of this data into the destination address before it is ready to read the next data from the source.	for data transfers. A DMA channel reads the source data and				