

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efe100-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	Virtual Memory Map	Physical Memory Map
0xFFFFFFF	Reserved	Reserved 0xFFFFFFF
0xF4000000 0xF3FFFFF	External Memory via	
0xF0000000	SQI	(*) (*) (*) (*) (*) (*) (*) (*)
0xE4000000	Reserved	External Memory via
0xE4000000 0xE3FFFFF	External Memory via	SQI 0x30000000
0xE0000000	EBI	Reserved
0xD4000000	Reserved	0x24000000 0x23FFFFF
0xD3FFFFF	External Memory via	
0xD0000000	SQI	Image: State of the state o
0xC4000000	Reserved	Reserved 0x1FC74000
0xC3FFFFF	External Memory via	Boot Flash
0xC0000000	EBI	(see Figure 4-5)
0xBFFFFFF 0xBFC74000	Reserved	0x1FC00000
0xBFC73FFF	Boot Flash	Reserved 0x1F900000
0.000000	(see Figure 4-5)	SFRs 0x1F8FFFFF
0xBFC00000		(see Table 4-1) 0x1F800000
0xBF900000	Reserved	
0xBF8FFFFF	SFRs	Reserved 0x1D200000
0xBF800000	(see Table 4-1)	
	Reserved	Image: Second
0xBD200000 0xBD1FFFFF		
	Program Flash	Reserved 0x00080000
0xBD000000		RAM <sup>(3)</sup> 0x0007FFFF
0xA0080000	Reserved	0x00000000
0xA007FFFF		
	RAM <sup>(3)</sup>	
0xA000000		$\prec$ /
0x9FC74000	Reserved	
0x9FC73FFF	Boot Flash	
0x9FC00000	(see Figure 4-5)	
	_	
0x9D200000	Reserved	
0x9D1FFFF		KSEG0 (cacheable)
0.0000000	Program Flash	Ü
0x9D000000		
0x80080000	Reserved	
0x8007FFFF	RAM <sup>(3)</sup>	
0x80000000		
	Reserved	
0x0000000		J
Note 1:	Memory areas are not s	shown to scale.
2:		TLB are initialized by compiler start-up code.
		d into two equal banks: RAM Bank 1 and RAM Bank 2 on a half boundary. bled and the TLB must be set up to access this segment.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	_	_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—		—	—	-		_	—
7:0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
	SWAPLO	DCK<1:0>	_		_		_	_

### REGISTER 5-2: NVMCON2: FLASH PROGRAMMING CONTROL REGISTER 2

Legend: HC = Hardware Set		HC = Hardware Cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

### bit 31-8 Unimplemented: Read as '0'

- bit 7-6 SWAPLOCK<1:0>: Flash Memory Swap Lock Control bits
  - 11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable
    - 10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
    - 01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
    - 00 = PFSWAP and BFSWAP are writable and SWAPLOCK is writable

### bit 5-0 Unimplemented: Read as '0'

### REGISTER 11-1: USBCSR0: USB CONTROL STATUS REGISTER 0 (CONTINUED)

- bit 10 **RESUME:** Resume from Suspend control bit
  - 1 = Generate Resume signaling when the device is in Suspend mode
  - 0 = Stop Resume signaling

In *Device mode*, the software should clear this bit after 10 ms (a maximum of 15 ms) to end Resume signaling. In *Host mode*, the software should clear this bit after 20 ms.

- bit 9 **SUSPMODE:** Suspend Mode status bit 1 = The USB module is in Suspend mode
  - 0 = The USB module is in Normal operations

This bit is read-only in Device mode. In Host mode, it can be set by software, and is cleared by hardware.

- bit 8 SUSPEN: Suspend Mode Enable bit
  - 1 = Suspend mode is enabled
  - 0 = Suspend mode is not enabled
- bit 7 Unimplemented: Read as '0'
- bit 6-0 **FUNC<6:0>:** Device Function Address bits

These bits are only available in *Device mode*. This field is written with the address received through a SET\_ADDRESS command, which will then be used for decoding the function address in subsequent token packets.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0		
31:24		VPLEN<7:0>								
22:46	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0		
23:16	WTCON<3:0>				WTID<3:0>					
15.0	R-1	R-0	R-0	R-0	R-1	R-1	R-0	R-0		
15:8	DMACHANS<3:0>				RAMBITS<3:0>					
7:0	R-0	R-1	R-1	R-1	R-0	R-1	R-1	R-1		
	RXENDPTS<3:0>				TXENDPTS<3:0>					

### **REGISTER 11-16: USBINFO: USB INFORMATION REGISTER**

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 VPLEN<7:0>: VBUS pulsing charge length bits Sets the duration of the VBUS pulsing charge in units of 546.1 µs. (The default setting corresponds to 32.77 ms.)

bit 23-20 WTCON<3:0>: Connect/Disconnect filter control bits

Sets the wait to be applied to allow for the connect/disconnect filter in units of 533.3 ns. The default setting corresponds to 2.667  $\mu$ s.

- bit 19-6 WTID<3:0>: ID delay valid control bits Sets the delay to be applied from IDPULLUP being asserted to IDDIG being considered valid in units of 4.369ms. The default setting corresponds to 52.43ms.
- bit 15-12 DMACHANS<3:0>: DMA Channels bits These read-only bits provide the number of DMA channels in the USB module. For the PIC32MZ EF family, this number is 8.
- bit 11-8 **RAMBITS<3:0>:** RAM address bus width bits These read-only bits provide the width of the RAM address bus. For the PIC32MZ EF family, this number is 12.
- bit 7-4 RXENDPTS<3:0>: Included RX Endpoints bits

This read-only register gives the number of RX endpoints in the design. For the PIC32MZ EF family, this number is 7.

bit 3-0 **TXENDPTS<3:0>:** Included TX Endpoints bits

These read-only bits provide the number of TX endpoints in the design. For the PIC32MZ EF family, this number is 7.

								/
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—				—	—		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—				—	—		_
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
10.0	—	—	—	—	—	DMABRS	TM<1:0>	DMAERR
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		DMAEP<3:0>				DMAMODE	DMADIR	DMAEN

### REGISTER 11-21: USBDMAxC: USB DMA CHANNEL 'x' CONTROL REGISTER ('x' = 1-8)

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

### bit 31-11 Unimplemented: Read as '0'

- bit 10-9 DMABRSTM<1:0>: DMA Burst Mode Selection bit
  - 11 = Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
  - 10 = Burst Mode 2: INCR8, INCR4 or unspecified length
  - 01 = Burst Mode 1: INCR4 or unspecified length
  - 00 = Burst Mode 0: Bursts of unspecified length

### bit 8 DMAERR: Bus Error bit

- 1 = A bus error has been observed on the input
- 0 = The software writes this to clear the error
- bit 7-4 DMAEP<3:0>: DMA Endpoint Assignment bits
  - These bits hold the endpoint that the DMA channel is assigned to. Valid values are 0-7.

### bit 3 DMAIE: DMA Interrupt Enable bit

- 1 = Interrupt is enabled for this channel
- 0 = Interrupt is disabled for this channel

### bit 2 DMAMODE: DMA Transfer Mode bit

- 1 = DMA Mode1 Transfers
- 0 = DMA Mode0 Transfers
- bit 1 DMADIR: DMA Transfer Direction bit
  - 1 = DMA Read (TX endpoint)
  - 0 = DMA Write (RX endpoint)

### bit 0 DMAEN: DMA Enable bit

- 1 = Enable the DMA transfer and start the transfer
- 0 = Disable the DMA transfer

	I		)(^ = '-')						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—	—	—	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10		—		—	—	—		—	
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.6	RQPKTCNT<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				RQPKTC	CNT<7:0>				

# REGISTER 11-24: USBExRPC: USB ENDPOINT 'x' REQUEST PACKET COUNT REGISTER (HOST MODE ONLY) ('x' = 1-7)

### Legend:

Logona.				
= Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **RQPKTCNT<15:0>:** Request Packet Count bits Sets the number of packets of size MAXP that are to be transferred in a block transfer. This register is only available in *Host mode* when AUTOREQ is set.

# REGISTER 11-25: USBDPBFD: USB DOUBLE PACKET BUFFER DISABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_		—
22:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
23:16	EP7TXD	EP6TXD	EP5TXD	EP4TXD	EP3TXD	EP2TXD	EP1TXD	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0		_	_	_	_	_	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	EP7RXD	EP6RXD	EP5RXD	EP4RXD	EP3RXD	EP2RXD	EP1RXD	_

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 EP7TXD:EP1TXD: TX Endpoint 'x' Double Packet Buffer Disable bits

- 1 = TX double packet buffering is disabled for endpoint 'x'
- 0 = TX double packet buffering is enabled for endpoint 'x'
- bit 16 Unimplemented: Read as '0'
- bit 15-1 **EP7RXD:EP1RXD:** RX Endpoint 'x' Double Packet Buffer Disable bits
  - 1 = RX double packet buffering is disabled for endpoint 'x'
  - 0 = RX double packet buffering is enabled for endpoint 'x'
- bit 0 Unimplemented: Read as '0'

# TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP (CONTINUED)

ess										В	its								
Virtual Address (BF84_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	TMR7	31:16	_		—	—	_	_	—	—	—	_	_	_	_	—	—	—	0000
0010		15:0		TMR7<15:0> 0000															
0C20	PR7	31:16	-	_	_	_	_	-	_	_	—		_		_	_	_		0000
0020		15:0								PR7<	:15:0>								FFFF
0500	T8CON	31:16	_	_	—	—	_	_		—	_	_	—	_	—	_		—	0000
UEUU	TOCON	15:0	ON	—	SIDL	-			—	—	TGATE	-	CKPS<2:0	>	T32	—	TCS	-	0000
0E10	TMR8	31:16		_	—	—	_	—	_	—	—	—	—	—	—	—	_	—	0000
UEIU	TIVIRO	15:0								TMR8	<15:0>								0000
0E20	PR8	31:16		_	—	—	_	—	_	—	—	—	—	—	—	—	_	—	0000
UEZU	FRO	15:0								PR8<	:15:0>								FFFF
1000	T9CON	31:16		_	—	—	_	—	_	—	—	—	—	—	—	—	_	—	0000
1000	19001	15:0	ON	_	SIDL	—	_	—	_	—	TGATE	-	FCKPS<2:0	>	—	—	TCS	—	0000
1010	TMR9	31:16		_	—	—	_	—	_	_	_	_	_	_	_	_	_	_	0000
1010	TIVIR9	15:0								TMR9	<15:0>								0000
1020	PR9	31:16	—		—	—	—	_	—	—	—	—	—	—	—	—	—	—	0000
1020	PK9	15:0								PR9<	:15:0>								FFFF

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
31:24	—					_	CSEN<1:0>				
	R/W-0	U-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
23:16	SQIEN	_	DATAE	N<1:0>	CON FIFORST	RX FIFORST	TX FIFORST	RESET			
45.0	U-0	r-0	r-0	R/W-0	r-0	R/W-0	R/W-0	U-0			
15:8	—	—	_	BURSTEN <sup>(1)</sup>	-	HOLD	WP	_			
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	_		LSBF	CPOL	CPHA	MODE<2:0>					

### REGISTER 20-3: SQI1CFG: SQI CONFIGURATION REGISTER

Legend:	HC = Hardware Cleared	r = Reserved	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-26 Unimplemented: Read as '0'

bit 25-24 **CSEN<1:0>:** Chip Select Output Enable bits

- 11 = Chip Select 0 and Chip Select 1 are used
- 10 = Chip Select 1 is used (Chip Select 0 is not used)
- 01 = Chip Select 0 is used (Chip Select 1 is not used)
- 00 = Chip Select 0 and Chip Select 1 are not used

### bit 23 SQIEN: SQI Enable bit

- 1 = SQI module is enabled
- 0 = SQI module is disabled

### bit 22 Unimplemented: Read as '0'

- bit 21-20 DATAEN<1:0>: Data Output Enable bits
  - 11 = Reserved
  - 10 = SQID3-SQID0 outputs are enabled
  - 01 = SQID1 and SQID0 data outputs are enabled
  - 00 = SQID0 data output is enabled

#### bit 19 CONFIFORST: Control FIFO Reset bit

- 1 = A reset pulse is generated clearing the control FIFO
- 0 = A reset pulse is not generated
- bit 18 **RXFIFORST:** Receive FIFO Reset bit
  - 1 = A reset pulse is generated clearing the receive FIFO
  - 0 = A reset pulse is not generated

### bit 17 TXFIFORST: Transmit FIFO Reset bit

1 = A reset pulse is generated clearing the transmit FIFO

# 0 = A reset pulse is not generated

### bit 16 **RESET:** Software Reset Select bit

This bit is automatically cleared by the SQI module. All of the internal state machines and FIFO pointers are reset by this reset pulse.

- 1 = A reset pulse is generated
- 0 = A reset pulse is not generated
- bit 15 Unimplemented: Read as '0'
- bit 14-13 Reserved: Must be programmed as '0'

**Note 1:** This bit must be programmed as '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
31:24	ID<15:8>										
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
23:16	ID<7:0>										
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	VERSION<7:0>										
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0				REVISIO	N<7:0>						

# REGISTER 27-1: RNGVER: RANDOM NUMBER GENERATOR VERSION REGISTER

# Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is un	known

bit 31-16 ID<15:0>: Block Identification bits

bit 15-8 VERSION<7:0>: Block Version bits

bit 7-0 REVISION<7:0>: Block Revision bits

Т

REGISTER	29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0 (CONTINUED)
bit 15	FLTEN1: Filter 1 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL1<1:0>: Filter 1 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 12-8	FSEL1<4:0>: FIFO Selection bits
51(12.0	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN0: Filter 0 Enable bit
	1 = Filter is enabled
1:0 5	0 = Filter is disabled
bit 6-5	MSEL0<1:0>: Filter 0 Mask Select bits
	<ul><li>11 = Acceptance Mask 3 selected</li><li>10 = Acceptance Mask 2 selected</li></ul>
	01 = Acceptance Mask 2 selected
	00 = Acceptance Mask 0 selected
bit 4-0	FSEL0<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note: T	he bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.
1010.	The bits in this register out only be mounded in the corresponding filter enable (I LI LINII) bit is 0.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 29-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED) bit 15 FLTEN5: Filter 17 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 14-13 MSEL5<1:0>: Filter 5 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 12-8 FSEL5<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0 bit 7 FLTEN4: Filter 4 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 6-5 MSEL4<1:0>: Filter 4 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 4-0 FSEL4<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0 The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'. Note:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	FLTEN15	MSEL1	5<1:0>	FSEL15<4:0>						
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	FLTEN14	MSEL14<1:0>		FSEL14<4:0>						
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	FLTEN13	MSEL1	3<1:0>	FSEL13<4:0>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	FLTEN12	MSEL12<1:0>		FSEL12<4:0>						

# REGISTER 29-13: CIFLTCON3: CAN FILTER CONTROL REGISTER 3

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	<b>FLTEN15:</b> Filter 15 Enable bit 1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL15<1:0>: Filter 15 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL15<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN14: Filter 14 Enable bit
	<ul><li>1 = Filter is enabled</li><li>0 = Filter is disabled</li></ul>
bit 22-21	MSEL14<1:0>: Filter 14 Mask Select bits
	<ul> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> <li>00 = Acceptance Mask 0 selected</li> </ul>
bit 20-16	FSEL14<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	HT<31:24>										
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	HT<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	HT<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				HT<	7:0>						

# REGISTER 30-5: ETHHT0: ETHERNET CONTROLLER HASH TABLE 0 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

# REGISTER 30-6: ETHHT1: ETHERNET CONTROLLER HASH TABLE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	HT<63:56>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	HT<55:48>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	HT<47:40>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				HT<3	9:32>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-0 HT<63:32>: Hash Table Bytes 4-7 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

RE	EGISTER 30-31: EMAC1MCFG: ETHERNET CONTROLLER MAC MII MANAGEMENT								
		CO	NFIGURAT	ION REGIS	TER				
	Dit	5.4	D'/	<b>D</b>	D'/	D'1	<b>D</b> ''	D.1	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24		—	_	_	_	_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	_	_	_	_	—	
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	RESETMGMT	—	_	_	_	_	—	
7:0	U-0	U-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		_	CLKSEL<3:0> <sup>(1)</sup>			NOPRE	SCANINC	

### Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

- bit 15 **RESETMGMT:** Test Reset MII Management bit 1 = Reset the MII Management module 0 = Normal Operation
- bit 14-6 Unimplemented: Read as '0'

### bit 1 NOPRE: Suppress Preamble bit

- 1 = The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble
- 0 = Normal read/write cycles are performed

### bit 0 SCANINC: Scan Increment bit

- 1 = The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR<PHYADDR>
- 0 = Continuous reads of the same PHY
- **Note 1:** Table 30-7 provides a description of the clock divider encoding.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

### TABLE 30-7: MIIM CLOCK SELECTION

MIIM Clock Select	EMAC1MCFG<5:2>
TPBCLK5 divided by 4	000x
TPBCLK5 divided by 6	0010
TPBCLK5 divided by 8	0011
TPBCLK5 divided by 10	0100
TPBCLK5 divided by 14	0101
TPBCLK5 divided by 20	0110
TPBCLK5 divided by 28	0111
TPBCLK5 divided by 40	1000
TPBCLK5 divided by 48	1001
TPBCLK5 divided by 50	1010
Undefined	Any other combination

bit 5-2 **CLKSEL<3:0>:** MII Management Clock Select 1 bits<sup>(1)</sup> These bits are used by the clock divide logic in creating the MII Management Clock (MDC), which the IEEE 802.3 Specification defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz.

DC CHA	ARACTER	ISTICS	(unless o	I Operatin otherwise g temperat	<b>stated)</b> ure -40°	°C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Conditions				
Operati	ng Voltag	e					
DC10	Vdd	Supply Voltage (Note 1)	2.1	—	3.6	V	—
DC12	Vdr	RAM Data Retention Voltage (Note 2)	2.0	—		V	_
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal (Note 3)	1.75	—	_	V	_
DC17	SVDD	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.000011	—	1.1	V/µs	300 ms to 3 µs @ 3.3V

### TABLE 37-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: This is the limit to which VDD must be lowered to ensure Power-on Reset.

# TABLE 37-5: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param. No.	Symbol	Characteristics	Min. <sup>(1)</sup>	Typical	Max.	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low (Note 2)	1.88	_	2.02	V	_

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

# A.3 CPU

The CPU in the PIC32MZ EF family of devices has been changed to the MIPS32 M-Class MPU architecture. This CPU includes DSP ASE, internal data and instruction L1 caches, and a TLB-based MMU.

### TABLE A-4: CPU DIFFERENCES

Table A-4 summarizes some of the key differences (indicated by **Bold** type) in the internal CPU registers.

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
L1 Data and Instruction Cac	he and Prefetch Wait States
On PIC32MX devices, the cache was included in the prefetch module outside the CPU.	On PIC32MZ EF devices, the CPU has a separate L1 instruction and data cache in the core. The PREFEN<1:0> bits still enable the prefetch module; however, the K0<2:0> bits in the CP0 regis- ters controls the internal L1 cache for the designated regions.
<ul> <li>PREFEN&lt;1:0&gt; (CHECON&lt;5:4&gt;)</li> <li>11 = Enable predictive prefetch for both cacheable and non-cacheable regions</li> <li>10 = Enable predictive prefetch for non-cacheable regions only</li> <li>01 = Enable predictive prefetch for cacheable regions only</li> <li>00 = Disable predictive prefetch</li> </ul>	PREFEN<1:0> (PRECON<5:4>) 11 = Enable predictive prefetch for any address 10 = Enable predictive prefetch for CPU instructions and CPU data 01 = Enable predictive prefetch for CPU instructions only 00 = Disable predictive prefetch
DCSZ<1:0> (CHECON<9:8>) Changing these bits causes all lines to be reinitialized to the "invalid" state. 11 = Enable data caching with a size of 4 lines 10 = Enable data caching with a size of 2 lines 01 = Enable data caching with a size of 1 line 00 = Disable data caching	K0<2:0> (CP0 Reg 16, Select 0) 011 = Cacheable, non-coherent, write-back, write allocate 010 = Uncached 001 = Cacheable, non-coherent, write-through, write allocate 000 = Cacheable, non-coherent, write-through, no write allocate
CHECOH (CHECON<16>) 1 = Invalidate all data and instruction lines 0 = Invalidate all data and instruction lines that are not locked	
	The Program Flash Memory read wait state frequency points have changed in PIC32MZ EF devices. The register for accessing the PFMWS field has changed from CHECON to PRECON.
PFMWS<2:0> (CHECON<2:0>) 111 = Seven Wait states 110 = Six Wait states 101 = Five Wait states 100 = Four Wait states 011 = Three Wait states 010 = Two Wait states (61-80 MHz) 001 = One Wait state (31-60 MHz) 000 = Zero Wait state (0-30 MHz)	PFMWS<2:0> (PRECON<2:0>) 111 = Seven Wait states • • 100 = Four Wait states (200-252 MHz) 011 = Reserved 010 = Two Wait states (133-200 MHz) 001 = One Wait state (66-133 MHz) 000 = Zero Wait states (0-66 MHz)
	Note: Wait states listed are for ECC enabled.
Core Instruct	ion Execution
instructions and uses a 16-bit instruction set, which reduces memory size.	On PIC32MZ EF devices, the CPU can operate a mode called microMIPS. microMIPS mode is an enhanced MIPS32® instruction set that uses both 16-bit and 32-bit opcodes. This mode of operation reduces memory size with minimum performance impact.
MIPS16e <sup>®</sup>	microMIPS <sup>TM</sup> The BOOTISA (DEVCFG0<6>) Configuration bit controls the MIPS32 and microMIPS modes for boot and exception code. 1 = Boot code and Exception code is MIPS32 <sup>®</sup> (ISAONEXC bit is set to '0' and the ISA<1:0> bits are set to '10' in the CP0 Config3 register) 0 = Boot code and Exception code is microMIPS <sup>TM</sup> (ISAONEXC bit is set to '1' and the ISA<1:0> bits are set to '11' in the CP0 Config3 register)

# A.10 Package Differences

In general, PIC32MZ EF devices are mostly pin compatible with PIC32MX5XX/6XX/7XX devices; however, some pins are not. In particular, the VDD and Vss pins have been added and moved to different pins. In addition, I/O functions that were on fixed pins now will largely be on remappable pins.

### TABLE A-11: PACKAGE DIFFERENCES

Pin On PIC32MZ EF devices, this requirement has been removed. No VCAP pin. //ss Pins There are more VDD pins on PIC32MZ EF devices, and many are located on different pins. VDD on 64-pin packages: 8, 26, 39, 54, 60 V/DD on 64-pin packages: 14, 27, 46, 62, 74, 82, 02
No VCAP pin. /ss Pins There are more VDD pins on PIC32MZ EF devices, and many are located on different pins. VDD on 64-pin packages: 8, 26, 39, 54, 60
<b>/ss Pins</b> There are more VDD pins on PIC32MZ EF devices, and many are located on different pins. VDD on 64-pin packages: 8, 26, 39, 54, 60
There are more VDD pins on PIC32MZ EF devices, and many are located on different pins. VDD on 64-pin packages: 8, 26, 39, 54, 60
are located on different pins. VDD on 64-pin packages: 8, 26, 39, 54, 60
VDD on 100-pin packages: 14, 37, 46, 62, 74, 83, 93
There are more Vss pins on PIC32MZ EF devices, and many are located on different pins.
Vss on 64-pin packages: 7, 25, 35, 40, 55, 59 Vss on 100-pin packages: 13, 36, 45, 53, 63, 75, 84, 92
) Pins
Peripheral functions on PIC32MZ EF devices are now routed through a PPS module, which routes the signals to the desired pins. When migrating software, it is necessary to initialize the PPS I/O functions in order to get the signal to and from the correct pin.
<ul> <li>PPS functionality for the following peripherals:</li> <li>CAN</li> <li>UART</li> <li>SPI (except SCK)</li> <li>Input Capture</li> <li>Output Compare</li> <li>External Interrupt (except INT0)</li> <li>Timer Clocks (except Timer1)</li> </ul>

# B.6 Resets

On PIC32MZ EF devices, the Reset module adds eight bits to the NMICNT field to make the time-out period before device Reset longer, as described in Table B-5.

### TABLE B-5: RESETS DIFFERENCES

PIC32MZ EC Feature	PIC32MZ EF Feature
Countdown to R	eset During NMIs
On PIC32MZ EC devices, the NMICNT<7:0> field is eight bits long, giving a maximum of 256 instructions before the device Reset.	On PIC32MZ EF devices, the NMICNT<15:0> field is now 16 bits long, giving a longer period of time (up to 65,536 instructions) prior to a device Reset.

# B.7 USB

On PIC32MZ EF devices, a new USBCRCON register has been added to assist in controlling the reset of the USB module, and triggering interrupts based on VBUS voltage levels. This register also overcomes an errata on PIC32MZ EC devices that requires a three second start-up on the USB module.

# B.8 I/O Ports

On PIC32MZ EF devices, many of the I/O pins now feature slew rate control bits to control how fast the pin makes a low-to-high or high-to-low transition. The Change Notification feature has also been enhanced to allow detection of level events in addition to edge detection. However, the SIDL bit is not present in the CNCONx registers on PIC32MZ EF devices, as it is on PIC32MZ EC devices.

# B.9 Watchdog Timer

PIC32MZ EF devices use a new Watchdog Timer, although the overall control through the DEVCFGx words remains identical to that of PIC32MZ EC devices. Table B-6 lists two more changes, as well.

### TABLE B-6: WATCHDOG TIMER DIFFERENCES

PIC32MZ EC Feature	PIC32MZ EF Feature				
Watchdog Timer Postscaler					
On PIC32MZ EC devices, the SWDTPS<4:0> bits (WDTCON<6:2>) reflect the postscaler setting for the Watchdog Timer.	On PIC32MZ EF devices, the field has been changed to the RUNDIV<4:0> bits (WDTCON<12:8>).				
Watchdog Wi	ndowed Mode				
On PIC32MZ EC devices, WDTWINEN is at bit position 1 (WDTCON<1>).	On PIC32MZ EF devices, WDTWINEN is now at bit position 0 (WDTCON<0>).				

Section Name	Update Description				
27.0 "Random Number Generator (RNG)"	The TRNGMODE bit was added to the RNGCON register (see Register 27-2).				
28.0 "12-bit High-Speed	The S&H Block Diagram was updated (see Figure 28-2).				
Successive Approximation Register (SAR) Analog-to-Digital	The registers, ADCTRG4 through ADCTRG8, were removed.				
Converter (ADC)"	The bit value definitions for the ADCSEL<1:0> and CONCLKDIV<5:0> bits in the ADCCON3 register were updated (see Register 28-3).				
	The bit names in the ADC Status registers (Register 28-12 and Register 28-13) were updated to match the names in the SFR summary table.				
	The ADCTRGSNS register was updated (see Register 28-26).				
	The POR values were changed in the ADC System Configuration registers (see Register 28-34 and Register 28-35).				
34.0 "Special Features"	The FDBGWP bit was removed from the DEVCFG0/ADEVCFG0 registers (see Register 34-3).				
37.0 "Electrical Characteristics"	V-Temp (-40°C $\leq$ TA $\leq$ +105°C) information was removed from all tables.				
	The operating conditions voltage range was updated in the Absolute Maximum Ratings and in all tables to: 2.1V to 3.6V.				
	Notes on Maximum value operating conditions were added to the Operating, Idle, and Power-Down Current tables (see Table 37-6, Table 37-7, and Table 37-8, respectively).				
	The conditions for System Timing Requirement parameters OS55a and OS55b were updated (see Table 37-18).				
	The Internal FRC Accuracy specifications were updated (see Table 37-20).				
	The Internal LPRC Accuracy specifications were updated (see Table 37-21).				
	The ADC Module Specifications were updated (see Table 37-38).				
	The Analog-to-Digital Conversion Timing Requirements were updated (see Table 37-39).				
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	This appendix was added, which provides an overview of considerations for migrating from PIC32MZ EC devices to the PIC32MZ EF family of devices.				

# TABLE C-1: MAJOR SECTION UPDATES (CONTINUED)