



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
/oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efe124-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## **Table of Contents**

1.0	Device Overview	15
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	37
3.0	CPU	43
4.0	Memory Organization	61
5.0	Flash Program Memory	99
6.0	Resets	109
7.0	CPU Exceptions and Interrupt Controller	115
8.0	Oscillator Configuration	153
9.0	Prefetch Module	169
10.0	Direct Memory Access (DMA) Controller	173
11.0	Hi-Speed USB with On-The-Go (OTG)	197
12.0	I/O Ports	247
13.0	Timer1	283
14.0	Timer2/3, Timer4/5, Timer6/7, and Timer8/9	287
15.0	Deadman Timer (DMT)	293
16.0	Watchdog Timer (WDT)	301
	Input Capture	
18.0	Output Compare	309
19.0	Serial Peripheral Interface (SPI) and Inter-IC Sound (I <sup>2</sup> S)	315
20.0	Serial Quad Interface (SQI)	325
21.0	Inter-Integrated Circuit (I <sup>2</sup> C)	353
22.0	Universal Asynchronous Receiver Transmitter (UART)	361
23.0	Parallel Master Port (PMP)	369
24.0	External Bus Interface (EBI)	383
25.0	Real-Time Clock and Calendar (RTCC)	391
26.0	Crypto Engine	401
27.0	Random Number Generator (RNG)	421
	12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)	
29.0	Controller Area Network (CAN)	485
30.0	Ethernet Controller	523
31.0	Comparator	567
32.0	Comparator Voltage Reference (CVREF)	571
33.0	Power-Saving Features	575
34.0	Special Features	581
35.0	Instruction Set	605
36.0	Development Support	607
37.0	Electrical Characteristics	611
38.0	Extended Temperature Electrical Characteristics	663
39.0	252 MHz Electrical Characteristics	669
40.0	AC and DC Characteristics Graphs	675
41.0	Packaging Information	677
The I	Microchip Web Site	733
	omer Change Notification Service	
	omer Support	
Prod	uct Identification System	734

REGISTER 4-6: SBTxECLRS: SYSTEM BUS TARGET 'x' SINGLE ERROR CLEAR REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_		_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_			_		_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	-	_	-		_		_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7:0	_	_	_	_	_	_	_	CLEAR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Single Error on Read bit

A single error as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-7: SBTxECLRM: SYSTEM BUS TARGET 'x' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-13)

	,	$\mathbf{x} = \mathbf{v} \cdot \mathbf{v}$						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7:0	_	_	_	_	_	_	_	CLEAR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Multiple Errors on Read bit

Multiple errors as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

T	ABLE 7-3:	INTERRUPT REGISTER MAP (CONTINUED)
- [7	SS	

ress ()		Φ				`				Bi	ts								s
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0504	OFF017	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0564	OFFU17	15:0								VOFF<15:1>								_	0000
0500	OFF018	31:16	-	_	_	_			_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0366	OFFUIO	15:0								VOFF<15:1>								_	0000
0590	OFF019	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0360	OFFUIS	15:0								VOFF<15:1>								_	0000
0500	OFF020	31:16	_	_	_		1	1	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0590	OFF020	15:0								VOFF<15:1>								_	0000
0504	OFF021	31:16	-	_	_	_			_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0594	OFFUZI	15:0			_				_	VOFF<15:1>		_	_	_				_	0000
OE OO	OFF022	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0596	OFFUZZ	15:0								VOFF<15:1>								_	0000
0500	OFF023	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0590	OFF023	15:0								VOFF<15:1>								_	0000
05.40	OFF024	31:16	-	_	_	_			_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
USAU	OFFU24	15:0								VOFF<15:1>								_	0000
05.44	OFF025	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
U5A4	OFF025	15:0								VOFF<15:1>								_	0000
0540	OFF026	31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
OACU	OFF026	15:0								VOFF<15:1>								_	0000
05.4.0	OFF027	31:16	-	_	_	_			_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
USAC	OFFU21	15:0								VOFF<15:1>								_	0000
OEDO	OFF028	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0580	OFF028	15:0			•					VOFF<15:1>						•	•	_	0000
OED 4	055000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0564	OFF029	15:0								VOFF<15:1>								_	0000
OEDO	OFF030	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0588	OFF030	15:0								VOFF<15:1>								_	0000
0500	055004	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
05BC	OFF031	15:0			•					VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV **Registers**" for more information. This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- 3: This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

  Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

## REGISTER 7-2: PRISS: PRIORITY SHADOW SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24		PRI7SS	<3:0> <sup>(1)</sup>			PRI6SS	<3:0> <sup>(1)</sup>			
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16		PRI5SS	<3:0> <sup>(1)</sup>		PRI4SS<3:0> <sup>(1)</sup>					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8		PRI3S	S<3:0>			PRI2SS	<3:0> <sup>(1)</sup>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0		
7:0		PRI1SS	<3:0> <sup>(1)</sup>		_	_	_	SS0		

```
R = Readable bit
                                     W = Writable bit
                                                                U = Unimplemented bit, read as '0'
-n = Value at POR
                                     '1' = Bit is set
                                                                '0' = Bit is cleared
                                                                                            x = Bit is unknown
bit 31-28 PRI7SS<3:0>: Interrupt with Priority Level 7 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 7 uses Shadow Set 7
          0110 = Interrupt with a priority level of 7 uses Shadow Set 6
          0001 = Interrupt with a priority level of 7 uses Shadow Set 1
          0000 = Interrupt with a priority level of 7 uses Shadow Set 0
bit 27-24 PRI6SS<3:0>: Interrupt with Priority Level 6 Shadow Set bits<sup>(1)</sup>
          1xxx = Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 6 uses Shadow Set 7
          0110 = Interrupt with a priority level of 6 uses Shadow Set 6
          0001 = Interrupt with a priority level of 6 uses Shadow Set 1
          0000 = Interrupt with a priority level of 6 uses Shadow Set 0
bit 23-20 PRI5SS<3:0>: Interrupt with Priority Level 5 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 5 uses Shadow Set 7
          0110 = Interrupt with a priority level of 5 uses Shadow Set 6
          0001 = Interrupt with a priority level of 5 uses Shadow Set 1
          0000 = Interrupt with a priority level of 5 uses Shadow Set 0
bit 19-16 PRI4SS<3:0>: Interrupt with Priority Level 4 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 4 uses Shadow Set 7
          0110 = Interrupt with a priority level of 4 uses Shadow Set 6
          0001 = Interrupt with a priority level of 4 uses Shadow Set 1
          0000 = Interrupt with a priority level of 4 uses Shadow Set 0
```

**Note 1:** These bits are ignored if the MVEC bit (INTCON<12>) = 0.

Legend:

TABLE 8-2: OSCILLATOR CONFIGURATION REGISTER MAP (CONTINUED)

ess										Bits									ລ
Virtual Addres (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(2)</sup>
1360	PB7DIV	31:16	_	_		_	_	_	_	_		_	_		_	_		_	0000
1300	I D/DIV	15:0	ON	-	I	1	PBDIVRDY	_		_	I			P	PBDIV<6:0>	•			8800
1370	PB8DIV	31:16	_		I		_	_	_	_	I	_	-	ı	_	_	I	_	0000
1370	I DODIV	15:0	ON	-	I	1	PBDIVRDY	_		_	I			P	PBDIV<6:0>	•			8801
13C0	SLEWCON	31:16	_	1	1	_	_	_		_	-	_	_	_		SYSD	IV<3:0>		0000
1300	SLEWCON	15:0	_	_	-	_	_	5	SLWDIV<2:0:	>	_	_	_	_	_	UPEN	DNEN	BUSY	0204
		31:16	_			_	_	_	_	_	ı	_	_	_	_	_		_	0000
13D0	CLKSTAT	15:0	_	_	_	_	_	_	_	_	_	_	LPRC RDY	SOSC RDY	_	POSC RDY	SPLL DIVRDY	FRCRDY	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

REGISTER 10-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	-			_	_
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 CHSDIE: Channel Source Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 22 CHSHIE: Channel Source Half Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 21 CHDDIE: Channel Destination Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 20 CHDHIE: Channel Destination Half Full Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 19 CHBCIE: Channel Block Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 18 CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 17 CHTAIE: Channel Transfer Abort Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 16 CHERIE: Channel Address Error Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 15-8 **Unimplemented:** Read as '0'

bit 7 CHSDIF: Channel Source Done Interrupt Flag bit

1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)

0 = No interrupt is pending

bit 6 CHSHIF: Channel Source Half Empty Interrupt Flag bit

1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)

0 = No interrupt is pending

## 17.1 Input Capture Control Registers

## TABLE 17-2: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 9 REGISTER MAP

SS										Bit	s								
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	IC1CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	1010014	15:0	ON	ON — SIDL — — FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0>									0000						
2010	IC1BUF	31:16 15:0	6 IC1BUF<31:0>												xxxx				
2200	IC2CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2200	1020011	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2210	IC2BUF	31:16 15:0								IC2BUF	<31:0>								xxxx
2400	IC3CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2400	IC3COIN 7	15:0	ON	_	SIDL	_	_		FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16 15:0								IC3BUF	<31:0>								xxxx
2600	IC4CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	1040011	15:0	0 ON - SIDL FEDGE C32   ICTMR   ICI<1:0>   ICOV   ICBNE   ICM<2:0>   01							0000									
2610	IC4BUF	31:16 15:0	── IC4BUF<31:U>											xxxx					
2800	IC5CON <sup>(1)</sup>	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2000	1030011	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16 15:0								IC5BUF	<31:0>								xxxx
2400	IC6CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
27100	1000011	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2A10	IC6BUF	31:16 15:0								IC6BUF	<31:0>								xxxx
2000	IC7CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	IC/CON.	15:0	ON	_	SIDL	_	_	I	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2C10	IC7BUF	31:16 15:0								IC7BUF	<31:0>								xxxx
2500	IC8CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2L00	ICOCOIN.	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2E10	IC8BUF	31:16 15:0								IC8BUF	<31:0>								xxxx
3000	IC9CON <sup>(1)</sup>	31:16	_	_	_	_	_		_	_	_		_	_	_	_	_	_	0000
3000	ICACOIN, ,	15:0	ON	_	SIDL	_	_	ı	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
3010	IC9BUF	31:16 15:0								IC9BUF	<31:0>								xxxx
Logon			value en l		unimplomo	ntod rood	0. '0' Booo		s abour in h										

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information

REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER

Bit Range	Bit Bit 31/23/15/7 30/22/14/6		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		_	_	_	_	1
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_		_	_	_	_	-
	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
15:8	_	_		-	DMA EIF	PKT COMPIF	BD DONEIF	CON THRIF
	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS
7:0	CON EMPTYIF	CON FULLIF	RXTHRIF <sup>(1)</sup>	RXFULLIF	RX EMPTYIF	TXTHRIF	TXFULLIF	TX EMPTYIF

**Legend:** HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 DMAEIF: DMA Bus Error Interrupt Flag bit

1 = DMA bus error has occurred

0 = DMA bus error has not occurred

bit 10 PKTCOMPIF: DMA Buffer Descriptor Processor Packet Completion Interrupt Flag bit

1 = DMA BD packet is complete0 = DMA BD packet is in progress

bit 9 BDDONEIF: DMA Buffer Descriptor Done Interrupt Flag bit

1 = DMA BD process is done

0 = DMA BD process is in progress

bit 8 **CONTHRIF:** Control Buffer Threshold Interrupt Flag bit

1 = The control buffer has more than THRES words of space available

0 = The control buffer has less than THRES words of space available

bit 7 **CONEMPTYIF:** Control Buffer Empty Interrupt Flag bit

1 = Control buffer is empty

0 = Control buffer is not empty

bit 6 CONFULLIF: Control Buffer Full Interrupt Flag bit

1 = Control buffer is full

0 = Control buffer is not full

bit 5 **RXTHRIF:** Receive Buffer Threshold Interrupt Flag bit<sup>(1)</sup>

1 = Receive buffer has more than RXINTTHR words of space available

0 = Receive buffer has less than RXINTTHR words of space available

bit 4 RXFULLIF: Receive Buffer Full Interrupt Flag bit

1 = Receive buffer is full

0 = Receive buffer is not full

bit 3 RXEMPTYIF: Receive Buffer Empty Interrupt Flag bit

1 = Receive buffer is empty

0 = Receive buffer is not empty

**Note 1:** In Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

## REGISTER 25-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER (CONTINUED)

bit 10-9 RTCCLKSEL<1:0>: RTCC Clock Select bits

When a new value is written to these bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.

- 11 = Reserved
- 10 = Reserved
- 01 = RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)
- 00 = RTCC uses the internal 32 kHz oscillator (LPRC)
- bit 8-7 RTCOUTSEL<1:0>: RTCC Output Data Select bits<sup>(2)</sup>
  - 11 = Reserved
  - 10 = RTCC Clock is presented on the RTCC pin
  - 01 = Seconds Clock is presented on the RTCC pin
  - 00 = Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered
- bit 6 RTCCLKON: RTCC Clock Enable Status bit (5)
  - 1 = RTCC Clock is actively running
  - 0 = RTCC Clock is not running
- bit 5-4 Unimplemented: Read as '0'
- bit 3 RTCWREN: Real-Time Clock Value Registers Write Enable bit (3)
  - 1 = Real-Time Clock Value registers can be written to by the user
  - 0 = Real-Time Clock Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: Real-Time Clock Value Registers Read Synchronization bit
  - 1 = Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data, the data can be assumed to be valid.
  - 0 = Real-time clock value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit (4)
  - 1 = Second half period of a second
  - 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
  - 1 = RTCC output is enabled
  - 0 = RTCC output is not enabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
  - 2: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
  - 3: The RTCWREN bit can be set only when the write sequence is enabled.
  - 4: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).
  - 5: This bit is undefined when RTCCLKSEL<1:0> = 00 (LPRC is the clock source).

**Note:** This register is reset only on a Power-on Reset (POR).

# 27.0 RANDOM NUMBER GENERATOR (RNG)

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 49. "Crypto Engine (CE) and Random Number Generator (RNG)" (DS60001246) in the "PIC32 Family Reference Manual", which is available the Microchip site web (www.microchip.com/PIC32).

The Random Number Generator (RNG) core implements a thermal noise-based, True Random Number Generator (TRNG) and a cryptographically secure Pseudo-Random Number Generator (PRNG).

The TRNG uses multiple ring oscillators and the inherent thermal noise of integrated circuits to generate true random numbers that can initialize the PRNG.

The PRNG is a flexible LSFR, which is capable of manifesting a maximal length LFSR of up to 64-bits.

The following are some of the key features of the Random Number Generator:


#### • TRNG:

- Up to 25 Mbps of random bits
- Multi-Ring Oscillator based design
- Built-in Bias Corrector

### • PRNG:

- LSFR-based
- Up to 64-bit polynomial length
- Programmable polynomial
- TRNG can be seed value

TABLE 27-1: RANDOM NUMBER GENERATOR BLOCK DIAGRAM



## REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)

bit 18 DIGEN2: ADC2 Digital Enable bit

1 = ADC2 is digital enabled

0 = ADC2 is digital disabled

bit 17 **DIGEN1:** ADC1 Digital Enable bit

1 = ADC1 is digital enabled

0 = ADC1 is digital disabled

bit 16 **DIGENO:** ADC0 Digital Enable bit

1 = ADC0 is digital enabled

0 = ADC0 is digital disabled

bit 15-13 VREFSEL<2:0>: Voltage Reference (VREF) Input Selection bits

VREFSEL<2:0>	ADREF+	ADREF-				
1xx	Reserved; do not use					
011	External VREFH	External VREFL				
010	AVDD	External VREFL				
001	External VREFH	AVss				
000	AVDD	AVss				

## bit 12 TRGSUSP: Trigger Suspend bit

1 = Triggers are blocked from starting a new analog-to-digital conversion, but the ADC module is not disabled

0 = Triggers are not blocked

bit 11 **UPDIEN:** Update Ready Interrupt Enable bit

1 = Interrupt will be generated when the UPDRDY bit is set by hardware

0 = No interrupt is generated

bit 10 UPDRDY: ADC Update Ready Status bit

1 = ADC SFRs can be updated

0 = ADC SFRs cannot be updated

**Note:** This bit is only active while the TRGSUSP bit is set and there are no more running conversions of any ADC modules.

bit 9 SAMP: Class 2 and Class 3 Analog Input Sampling Enable bit (1,2,3,4)

1 = The ADC S&H amplifier is sampling

0 = The ADC S&H amplifier is holding

bit 8 RQCNVRT: Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input through software.

- 1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
- 0 = Do not trigger the conversion

**Note:** This bit is automatically cleared in the next ADC clock cycle.

### bit 7 GLSWTRG: Global Level Software Trigger bit

- 1 = Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
- 0 = Do not trigger an analog-to-digital conversion
- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
  - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
  - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
  - **4:** Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

## PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

# REGISTER 28-21: ADCCMPCONX: ADC DIGITAL COMPARATOR 'x' CONTROL REGISTER ('x' = 2 THROUGH 6) (CONTINUED)

- bit 1 **IELOHI:** Low/High Digital Comparator 'x' Event bit
  - 1 = Generate a Digital Comparator 'x' Event when the DCMPLO<15:0> bits ≤ DATA<31:0> bits
  - 0 = Do not generate an event
- bit 0 **IELOLO:** Low/Low Digital Comparator 'x' Event bit
  - $1 = Generate \ a \ Digital \ Comparator 'x' \ Event \ when the \ DATA<31:0> bits < DCMPLO<15:0> bits$
  - 0 = Do not generate an event

## REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	-	-		_	_
23:16	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
23.10	_	WAKFIL	_	_	_	SEG	<b>25/17/9/1</b> U-0 —	,4)
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	SEG2PHTS <sup>(1)</sup>	SAM <sup>(2)</sup>	(	SEG1PH<2:0:	>	Р	RSEG<2:0>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	SJW<1:	0>(3)			BRP<	5:0>		

**Legend:** HC = Hardware Clear S = Settable bit

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-23 Unimplemented: Read as '0'

bit 22 WAKFIL: CAN Bus Line Filter Enable bit

1 = Use CAN bus line filter for wake-up

0 = CAN bus line filter is not used for wake-up

bit 21-19 Unimplemented: Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits<sup>(1,4)</sup>

111 = Length is 8 x TQ

•

•

•

000 = Length is 1 x TQ

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit<sup>(1)</sup>

1 = Freely programmable

0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 SAM: Sample of the CAN Bus Line bit (2)

1 = Bus line is sampled three times at the sample point

0 = Bus line is sampled once at the sample point

bit 13-11 SEG1PH<2:0>: Phase Buffer Segment 1 bits(4)

111 = Length is 8 x TQ

•

•

•

 $000 = \text{Length is } 1 \times \text{TQ}$ 

**Note 1:** SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.

2: 3 Time bit sampling is not allowed for BRP < 2.

3:  $SJW \leq SEG2PH$ .

4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

## REGISTER 30-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

bit 7 **RXDONE**: Receive Done Interrupt bit<sup>(2)</sup>

1 = RX packet was successfully received

0 = No interrupt pending

This bit is set whenever an RX packet is successfully received. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 6 **PKTPEND:** Packet Pending Interrupt bit<sup>(2)</sup>

1 = RX packet pending in memory

0 = RX packet is not pending in memory

This bit is set when the BUFCNT counter has a value other than '0'. It is cleared by either a Reset or by writing the BUFCDEC bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.

bit 5 **RXACT:** Receive Activity Interrupt bit<sup>(2)</sup>

1 = RX packet data was successfully received

0 = No interrupt pending

This bit is set whenever RX packet data is stored in the RXBM FIFO. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 4 **Unimplemented:** Read as '0'

bit 3 **TXDONE:** Transmit Done Interrupt bit<sup>(2)</sup>

1 = TX packet was successfully sent

0 = No interrupt pending

This bit is set when the currently transmitted TX packet completes transmission, and the Transmit Status Vector is loaded into the first descriptor used for the packet. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 2 **TXABORT:** Transmit Abort Condition Interrupt bit<sup>(2)</sup>

1 = TX abort condition occurred on the last TX packet

0 = No interrupt pending

This bit is set when the MAC aborts the transmission of a TX packet for one of the following reasons:

- Jumbo TX packet abort
- Underrun abort
- · Excessive defer abort
- · Late collision abort
- · Excessive collisions abort

This bit is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 1 RXBUFNA: Receive Buffer Not Available Interrupt bit (2)

1 = RX Buffer Descriptor Not Available condition has occurred

0 = No interrupt pending

This bit is set by a RX Buffer Descriptor Overrun condition. It is cleared by either a Reset or a CPU write of a '1' to the CLR register.

bit 0 **RXOVFLW:** Receive FIFO Over Flow Error bit<sup>(2)</sup>

1 = RX FIFO Overflow Error condition has occurred

0 = No interrupt pending

RXOVFLW is set by the RXBM Logic for an RX FIFO Overflow condition. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

Note 1: This bit is only used for TX operations.

This bit is are only used for RX operations.

**Note:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 31-1: CMxCON: COMPARATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	-	1	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	ON	COE	CPOL <sup>(1)</sup>	_	-	_	_	COUT
7:0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
	EVPOL	_<1:0>	_	CREF	_	_	CCH-	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Comparator ON bit

1 = Module is enabled. Setting this bit does not affect the other bits in this register

0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register

bit 14 **COE:** Comparator Output Enable bit

1 = Comparator output is driven on the output CxOUT pin

0 = Comparator output is not driven on the output CxOUT pin

bit 13 **CPOL:** Comparator Output Inversion bit<sup>(1)</sup>

1 = Output is inverted

0 = Output is not inverted

bit 12-9 Unimplemented: Read as '0'

bit 8 **COUT:** Comparator Output bit

1 = Output of the Comparator is a '1'

0 = Output of the Comparator is a '0'

bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits

11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output

10 = Comparator interrupt is generated on a high-to-low transition of the comparator output

01 = Comparator interrupt is generated on a low-to-high transition of the comparator output

00 = Comparator interrupt generation is disabled

bit 5 **Unimplemented:** Read as '0'

1 = Comparator non-inverting input is connected to the internal CVREF

0 = Comparator non-inverting input is connected to the CXINA pin

bit 3-2 Unimplemented: Read as '0'

bit 1-0 **CCH<1:0>:** Comparator Negative Input Select bits for Comparator

11 = Comparator inverting input is connected to the IVREF

10 = Comparator inverting input is connected to the CxIND pin

01 = Comparator inverting input is connected to the CxINC pin

00 = Comparator inverting input is connected to the CxINB pin

**Note 1:** Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

## PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-34: SQI TIMING REQUIREMENTS** 

AC CHARACTERISTICS		Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param. No.	Symbol	Characteristic <sup>(1,3)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions
SQ10	FCLK	Serial Clock Frequency (1/Tsq)	_	66	_	MHz	DMA mode Read, SPI mode 0
			_	33	_	MHz	DMA mode Read, SPI mode 3
				100	l	MHz	PIO mode Write
SQ11	Тѕскн	Serial Clock High Time	5	_		ns	_
SQ12	TSCKL	Serial Clock Low Time	5	_	1	ns	_
SQ13	TSCKR	Serial Clock Rise Time		_	l	ns	See parameter DO31
SQ14	TSCKF	Serial Clock Fall Time	_	_	_	ns	See parameter DO32
SQ15	TCSS (TCES)	CS Active Setup Time	5	_	1	ns	_
SQ16	TCSH (TCEH)	CS Active Hold Time	5			ns	_
SQ17	Tchs	CS Not Active Setup Time	3	_	_	ns	_
SQ18	Тснн	CS Not Active Hold Time	3	_	_	ns	_
SQ22	TDIS	Data In Setup Time	6	_		ns	_
SQ23	TDIH	Data In Hold Time	3	_	_	ns	_
SQ24	TDOH	Data Out Hold	0	_	_	ns	_
SQ25	TDOV	Data Out Valid	_	_	6	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

<sup>2:</sup> Data in the Typical column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

<sup>3:</sup> Assumes 10 pF load on all SQIx pins

FIGURE 37-20: CANX MODULE I/O TIMING CHARACTERISTICS




TABLE 37-37: CANX MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	_	_	_	ns	See parameter DO32
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter DO31
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700	_	_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

<sup>2:</sup> Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**TABLE 37-46: ETHERNET MODULE SPECIFICATIONS** 

AC CHARACTERISTICS		Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param. No.	Characteristic	Min.	Typical	Max.	Units	Conditions		
MIIM Tin	ning Requirements							
ET1	MDC Duty Cycle	40	_	60	%	_		
ET2	MDC Period	400	_	_	ns	_		
ET3	MDIO Output Setup and Hold	10	_	10	ns	See Figure 37-24		
ET4	MDIO Input Setup and Hold	0	_	300	ns	See Figure 37-25		
MII Timi	ng Requirements							
ET5	TX Clock Frequency	_	25	_	MHz	_		
ET6	TX Clock Duty Cycle	35	_	65	%	_		
ET7	ETXDx, ETEN, ETXERR Output Delay	0	_	25	ns	See Figure 37-26		
ET8	RX Clock Frequency	_	25	_	MHz	_		
ET9	RX Clock Duty Cycle	35	_	65	%	_		
ET10	ERXDx, ERXDV, ERXERR Setup and Hold	10	_	30	ns	See Figure 37-27		
RMII Tim	ning Requirements				-			
ET11	Reference Clock Frequency	_	50	_	MHz	_		
ET12	Reference Clock Duty Cycle	35	_	65	%	_		
ET13	ETXDx, ETEN, Setup and Hold	2	_	4	ns	_		
ET14	ERXDx, ERXDV, ERXERR Setup and Hold	2	_	4	ns	_		

FIGURE 37-24: MDIO SOURCED BY THE PIC32 DEVICE





FIGURE 37-25: MDIO SOURCED BY THE PHY



		with Floati	 (=: ) : 0	
OTES:				

## Worldwide Sales and Service

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/

support Web Address:

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453 **Los Angeles** Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000

Fax: 86-10-8528-2104
China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing**Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

Fax: 86-21-5407-5066 China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138

Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632 India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366

Fax: 886-3-5770-955 **Taiwan - Kaohsiung** 

Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Dusseldorf** Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Venice** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Poland - Warsaw** Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham

Tel: 44-118-921-5800 Fax: 44-118-921-5820

06/23/16