



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efe144-e-jwx

TABLE 4-19: SYSTEM BUS TARGET 11 REGISTER MAP

SSE											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
AC20	SBT11ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
A020	OBTTILLOGT	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
AC24	SBT11ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AC24	3BTTTLLOG2	15:0	_	_	_	_	_	_	_	-	-	_	_	_	_	_	GROU	P<1:0>	0000
AC28	SBT11ECON	31:16	_	_	ı	_	ı	_	1	ERRP	1	_	_	_	_	_	_	_	0000
AC26	SBITTECON	15:0	_	_	ı	_	ı	_	1	1	1	_	_	_	_	CMD<2:0> (CMD<2:0> (CMD<2:0) (CMD (CMD (CMD)) (CMD) (CM	0000		
A C 2 O	SBT11ECLRS	31:16	_	_	ı	_	ı	_	1	1	1	_	_	_	_	_	_	_	0000
AC30	SBITTECERS	15:0	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	CLEAR	0000
A C 2 0	SBT11ECLRM	31:16	_	_	ı	_	ı	_	1	1	1	_	_	_	_	_	_	_	0000
ACSO		15:0	_	_	ı	_	ı	_	1	1	1	_	_	_	_	_	_	CLEAR	0000
AC40	SBT11REG0	31:16								BAS	SE<21:6>								xxxx
AC40	SBITIREGU	15:0			BA	ASE<5:0>			PRI	-			SIZE<4:0	>		_	_	_	xxxx
AC50	SBT11RD0	31:16	_	_	1	_	ı	_	1	1	1	_	_	_	_	_	_	_	xxxx
AC30	SBITIKDO	15:0	_	_	1	_	ı	_	1	1	1	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC58	SBT11WR0	31:16	_	_	1	_	ı	_	1	1	1	_	_	_	_	_	_	_	xxxx
ACS6	SBITIWKU	15:0	_	_	1	_	ı	_	1	1	1	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC60	SBT11REG1	31:16								BAS	SE<21:6>								xxxx
AC60	SBITIKEGI	15:0			BA	ASE<5:0>			PRI	1			SIZE<4:0	>		_	_	_	xxxx
AC70	SBT11RD1	31:16	_	_	1	_	ı	_	1	1	1	_	_	_	_	_	_	_	xxxx
AC70	SBITIKUT	15:0	_	_	_	_	-	_	_		ı	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC78	SBT11WR1	31:16	_	_	_	_	_	_	_	-	1	_	_	_	_		_	_	xxxx
AC78	SBITTWRT	15:0	_	_	_	_	_	_	_	_		_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

$\sim$
0
_
S
٠.
$\sim$
$\circ$
2015-2016
တ
_
≤
≂.
¥
o
Ō
╧
Microchip -
O
_
ഹ'
۲ŏ
¥
≒
≂ −
¥.
Ō
Ω
Technology
nc.
C
•
•

<b>TABLE 7-3:</b>	INTERRUPT REGISTER MAP (	(CONTINUED)	

ress f)	<b>L</b> -	o						-		Bir	ts								s,
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0769	OFF138	31:16	_	_	_	_	_		ı	_	_	_	_	_	_		VOFF<	17:16>	0000
0700	OFF 136	15:0								VOFF<15:1>								_	0000
0760	OFF139	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011139	15:0								VOFF<15:1>								_	0000
0770	OFF140	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0110	011140	15:0								VOFF<15:1>								_	0000
0774	OFF141	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0114	011141	15:0								VOFF<15:1>								_	0000
0778	OFF142	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0110	011142	15:0								VOFF<15:1>								_	0000
0770	OFF143	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0110	011140	15:0								VOFF<15:1>								_	0000
0780	OFF144	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0700	011144	15:0								VOFF<15:1>								_	0000
0784	OFF145	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0704	011140	15:0								VOFF<15:1>								_	0000
0788	OFF146	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011140	15:0								VOFF<15:1>								_	0000
0780	OFF147	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0700	011147	15:0								VOFF<15:1>								_	0000
0790	OFF148 <sup>(2)</sup>	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0730	011140	15:0								VOFF<15:1>								_	0000
0704	OFF149 <sup>(2)</sup>	31:16	_		_	_	_	_	_	_			_	_	_	_	VOFF<	17:16>	0000
0734	011149	15:0								VOFF<15:1>								_	0000
0708	OFF150 <sup>(2)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0130	OI 1 130* *	15:0								VOFF<15:1>								_	0000
0790	OFF151 <sup>(3)</sup>	31:16	_	_	_			_	_	_	_					_	VOFF<	17:16>	0000
0130	01113117	15:0								VOFF<15:1>								_	0000
0740	OFF152 <sup>(3)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0740	OIFIDZ.	15:0				·—-				VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- 3: This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

  Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

TABLE 11-1:	USB REGISTER MAP 1	(CONTINUED)
-------------	--------------------	-------------

SS											Bits								T				
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets				
0000	USB	31:16	_		RXHUBPRT<6:0>					MULTTRAN	JLTTRAN RXHUBADD<6:0> 00												
309C	E3RXA	15:0	_	_	_	_	_	_	_	_	_	- RXFADDR<6:0>											
30A0	US	31:16	_			TX	HUBPRT<6	:0>			MULTTRAN			TXHU	BADD<6:0>				0000				
30A0	BE4TXA	15:0	_	_	_	_	_	_	_	_	_			TXFA	DDR<6:0>				0000				
30A4	USB	31:16											0000										
30/4	E4RXA	15:0	_	_	_	_	_	_	_	_	_			RXFA	DDR<6:0>				0000				
30A8	USB	31:16	_			TX	HUBPRT<6:	:0>			MULTTRAN			TXHU	BADD<6:0>				0000				
30A0	E5TXA	15:0	_	_	_	_	_	_	_	_	_			TXFA	DDR<6:0>				0000				
30AC	USB	31:16	_			RX	HUBPRT<6	:0>			MULTTRAN				BADD<6:0>				0000				
00/10	E5RXA	15:0	_	_	_	_	_	_	_	_	_			RXFA	DDR<6:0>				0000				
30B0	USB	31:16	_			TX	HUBPRT<6:	:0>			MULTTRAN			TXHU	BADD<6:0>				0000				
0000	E6TXA	15:0	_	_	_	_	_	_	_	_	_	TXFADDR<6:0>						0000					
30B4	USB	31:16	_			RX	HUBPRT<6	:0>			MULTTRAN	RAN RXHUBADD<6:0> 0						0000					
30D4	E6RXA	15:0	_	_	_	_	_	_	_	_	_							0000					
30B8	USB	31:16	_			TX	HUBPRT<6:	:0>			MULTTRAN							TRAN TXHUBADD<6:0>					0000
ООВО	E7TXA	15:0	_	_	_	_	_	_	_	_	_	TXFADDR<6:0>						0000					
30BC	USB	31:16	_			RX	HUBPRT<6	:0>			MULTTRAN							0000					
ООВО	E7RXA	15:0	_	_	_	_	_	_	_	_	_			RXFA	DDR<6:0>				0000				
3100	USB	31:16							Inde	exed by the	same bits in U	SBIEOCSRO							0000				
0100	E0CSR0	15:0							iiid	oxed by the	odino bito in o	ODIEGOOING							0000				
3108	USB	31:16							Inde	exed by the	same bits in U	SBIF0CSR2							0000				
0100	E0CSR2	15:0							iiid	oxed by the	odino bito in o	ODIEGOOITE							0000				
310C	USB	31:16							Inde	exed by the	same bits in U	SBIE0CSR3							0000				
0.00	E0CSR3	15:0								5x04 5y 11.0		05,2000,10							0000				
3110	USB	31:16							Inde	exed by the	same bits in U	SBIF1CSR0							0000				
0110	E1CSR0	15:0							iiid	oxed by the	odino bito in o	ODIE TOOM							0000				
3114	USB E1CSR1	31:16 15:0							Inde	exed by the	same bits in U	SBIE1CSR1							0000				
3118	USB E1CSR2	31:16 15:0							Inde	exed by the	same bits in U	SBIE1CSR2							0000				
311C	USB E1CSR3	31:16 15:0	Indexed by the same bits in USBIE1CSR3																				
3120	USB E2CSR0	31:16 15:0	Indexed by the same bits in USBIE2CSR0 0000																				
3124	USB E2CSR1	31:16 15:0																					
Leger		11	wn value on Reset: — - unimplemented, read as '0'. Reset values are shown in heyadecimal																				

Legend: Note x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

1: Device mode.

- 2: 3: 4: Host mode.
- Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0). Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

# 13.2 Timer1 Control Register

## TABLE 13-1: TIMER1 REGISTER MAP

ess		•								В	its								s
Virtual Addre (BF84_#)	(BF84_#) Register Name(1)	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	T1CON	31:16	_	_		_	_	_		_	_				_	_	_	_	0000
0000	TICON	15:0	ON		SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0010	TMR1	31:16	_	_	I	_	_	_	I	_	_	_	I	-		_	_	_	0000
0010	TIVIKT	15:0								TMR1	<15:0>								0000
0020	PR1	31:16	_		1	_	_	_	1	-	_	_	1	1	1	_	_		0000
0020	1 101	15:0								PR1<	:15:0>								FFFF

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

#### REGISTER 15-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
31:24	PSINTV<31:24>											
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
23:16	PSINTV<23:16>											
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8	PSINTV<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-y	R-y	R-y				
7:0				PSINTV	<7:0>							

Legend:		y = Value set from Co	onfiguration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 **PSINTV<31:0>:** DMT Window Interval Configuration Status bits

This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		_	_	_	_	1
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_		_	_	_	_	-
	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
15:8	_	_		-	DMA EIF	PKT COMPIF	BD DONEIF	CON THRIF
	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS
7:0	CON EMPTYIF	CON FULLIF	RXTHRIF <sup>(1)</sup>	RXFULLIF	RX EMPTYIF	TXTHRIF	TXFULLIF	TX EMPTYIF

**Legend:** HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 DMAEIF: DMA Bus Error Interrupt Flag bit

1 = DMA bus error has occurred

0 = DMA bus error has not occurred

bit 10 PKTCOMPIF: DMA Buffer Descriptor Processor Packet Completion Interrupt Flag bit

1 = DMA BD packet is complete0 = DMA BD packet is in progress

bit 9 BDDONEIF: DMA Buffer Descriptor Done Interrupt Flag bit

1 = DMA BD process is done

0 = DMA BD process is in progress

bit 8 **CONTHRIF:** Control Buffer Threshold Interrupt Flag bit

1 = The control buffer has more than THRES words of space available

0 = The control buffer has less than THRES words of space available

bit 7 **CONEMPTYIF:** Control Buffer Empty Interrupt Flag bit

1 = Control buffer is empty

0 = Control buffer is not empty

bit 6 CONFULLIF: Control Buffer Full Interrupt Flag bit

1 = Control buffer is full

0 = Control buffer is not full

bit 5 **RXTHRIF:** Receive Buffer Threshold Interrupt Flag bit<sup>(1)</sup>

1 = Receive buffer has more than RXINTTHR words of space available

0 = Receive buffer has less than RXINTTHR words of space available

bit 4 RXFULLIF: Receive Buffer Full Interrupt Flag bit

1 = Receive buffer is full

0 = Receive buffer is not full

bit 3 RXEMPTYIF: Receive Buffer Empty Interrupt Flag bit

1 = Receive buffer is empty

0 = Receive buffer is not empty

**Note 1:** In Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

ഗ
©
2
$\approx$
$\preceq$
ώ
$\simeq$
జ
Y
g
Š
ĕ
363

TABLE 22-1: UART1 THROUGH UART6 REGISTER MAP (CONTINUED)

ess		•								Bi	ts								"
Virtual Address (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2600	U4MODE <sup>(1)</sup>	31:16	_	_	_	_	_	-	_	_	-	_	_	_	_	_	_	_	0000
		15:0	ON		SIDL	IREN	RTSMD		UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2610	U4STA <sup>(1)</sup>	31:16		_	_	_	_		_	ADM_EN			1	ADDR		1	1		0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2620	U4TXREG	31:16		_	_		_			_		_	_		_	_	_	_	0000
		15:0		_	_		_		_	TX8		I		Transmit	Register	1	I		0000
2630	U4RXREG	31:16		_	_		_		_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_		_		_	RX8		I		Receive	Register	1	I		0000
2640	U4BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0							Bau	d Rate Gene	erator Pres	caler							0000
2800	U5MODE <sup>(1)</sup>	31:16		_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2810	U5STA <sup>(1)</sup>	31:16	_	_	_	-	_	_	_	ADM_EN				ADDR				1	0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2820	U5TXREG	31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	0000
2020		15:0	_	_	_	-	_	_	_	TX8				Transmit	Register			1	0000
2830	U5RXREG	31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	0000
	00.020	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
2840	U5BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2010	CODICO	15:0							Bau	d Rate Gene	erator Pres	caler							0000
2400	U6MODE <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
27100		15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2A10	U6STA <sup>(1)</sup>	31:16	_	_	_	-	_	_	_	ADM_EN				ADDR				1	0000
		15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2A20	U6TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
_,0		15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
2A30	U6RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
2,100	SSICKILLO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
2A40	U6BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
_,	CODICO	15:0							Bau	d Rate Gene	erator Pres	caler							0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more informa-Note 1:

#### REGISTER 22-2: UXSTA: UARTX STATUS AND CONTROL REGISTER (CONTINUED)

- bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit
  - 11 = Reserved
  - 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full
  - 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full
  - 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
- bit 5 **ADDEN:** Address Character Detect bit (bit 8 of received data = 1)
  - 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect
  - 0 = Address Detect mode is disabled
- bit 4 **RIDLE:** Receiver Idle bit (read-only)
  - 1 = Receiver is Idle
  - 0 = Data is being received
- bit 3 **PERR:** Parity Error Status bit (read-only)
  - 1 = Parity error has been detected for the current character
  - 0 = Parity error has not been detected
- bit 2 **FERR:** Framing Error Status bit (read-only)
  - 1 = Framing error has been detected for the current character
  - 0 = Framing error has not been detected
- bit 1 **OERR:** Receive Buffer Overrun Error Status bit.

This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state.

- 1 = Receive buffer has overflowed
- 0 = Receive buffer has not overflowed
- bit 0 **URXDA:** Receive Buffer Data Available bit (read-only)
  - 1 = Receive buffer has data, at least one more character can be read
  - 0 = Receive buffer is empty

#### REGISTER 23-4: PMDOUT: PARALLEL PORT OUTPUT DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24				_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6				DATAOUT	<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				DATAOUT	Γ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 DATAOUT<15:0>: Port Data Output bits

This register is used for Read operations in the Enhanced Parallel Slave mode and Write operations for Dual Buffer Master mode.

In Dual Buffer Master mode, the DUALBUF bit (PMPCON<17>) = 1, a write to the MSB triggers the transaction on the PMP port. When MODE16 = 1, MSB = DATAOUT<15:8>. When MODE16 = 0, MSB = DATAOUT<7:0>.

Note:

In Master mode, a read will return the last value written to the register. In Slave mode, a read will return indeterminate results.

#### REGISTER 23-5: PMDIN: PARALLEL PORT INPUT DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			_					_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	1	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				DATAIN<	15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				DATAIN	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 DATAIN<15:0>: Port Data Input bits

This register is used for both Parallel Master Port mode and Enhanced Parallel Slave mode.

In Parallel Master mode, a write to the MSB triggers the write transaction on the PMP port. Similarly, a read to the MSB triggers the read transaction on the PMP port.

When MODE16 = 1, MSB = DATAIN<15:8>. When MODE16 = 0, MSB = DATAIN<7:0>.

**Note:** This register is not used in Dual Buffer Master mode (i.e., DUALBUF bit (PMPCON<17>) = 1).

## 26.3 Security Association Structure

Table 26-4 shows the Security Association Structure. The Crypto Engine uses the Security Association to determine the settings for processing a Buffer Descriptor Processor. The Security Association contains:

- · Which algorithm to use
- Whether to use engines in parallel (for both authentication and encryption/decryption)
- · The size of the key
- · Authentication key
- · Encryption/decryption key
- Authentication Initialization Vector (IV)
- Encryption IV

TABLE 26-4: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
SA_CTRL	31:24			VERIFY	_	NO_RX	OR_EN	ICVONLY	IRFLAG		
	23:16	LNC	LOADIV	FB	FLAGS	_	_	_	ALGO<6>		
	15:8			ALGO<	:5:0>		•	ENCTYPE	KEYSIZE<1>		
	7:0	KEYSIZE<0>	M	ULTITASK<2:0	>		CRYPTOA	LGO<3:0>	1121012211		
SA_AUTHKEY1	31:24				AUTHKEY<	31:24>					
_	23:16			AUTHKEY<23:16>							
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY	<7:0>					
SA_AUTHKEY2	31:24				AUTHKEY<	31:24>					
	23:16				AUTHKEY<	23:16>					
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY	<7:0>					
SA_AUTHKEY3	31:24				AUTHKEY<	31:24>					
_	23:16				AUTHKEY<	23:16>					
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY-	<7:0>					
SA_AUTHKEY4	31:24				AUTHKEY<	31:24>					
_	23:16				AUTHKEY<	23:16>					
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY-	<7:0>					
SA_AUTHKEY5	31:24				AUTHKEY<	31:24>					
	23:16				AUTHKEY<	23:16>					
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY	<7:0>					
SA_AUTHKEY6	31:24				AUTHKEY<	31:24>					
	23:16				AUTHKEY<	23:16>					
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY	<7:0>					
SA_AUTHKEY7	31:24				AUTHKEY<	31:24>					
	23:16				AUTHKEY<	23:16>					
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY-	<7:0>					
SA_AUTHKEY8	31:24				AUTHKEY<	31:24>					
	23:16		AUTHKEY<23:16>								
	15:8				AUTHKEY<	:15:8>					
	7:0				AUTHKEY-	<7:0>					
SA_ENCKEY1	31:24				ENCKEY<3	1:24>					
	23:16				ENCKEY<2	3:16>					
	15:8				ENCKEY<	15:8>					
	7:0				ENCKEY<	7:0>					
SA_ENCKEY2	31:24				ENCKEY<3	1:24>					
	23:16			<u> </u>	ENCKEY<2	3:16>			<u> </u>		

DECICTED 20 2.	ADCCON3: ADC CON	TRAL DECISTER 2	
REGISTER 28-3:	ADGGONS: ADG GON	TRUL REGISTER 3	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0						
31:24	ADCSE	L<1:0>			CONCL	KDIV<5:0>		
00.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	DIGEN7	_	_	DIGEN4	DIGEN3	DIGEN2	DIGEN1	DIGEN0
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R-0, HS, HC
15:8	V	REFSEL<2:0	>	TRGSUSP	UPDIEN	UPDRDY	SAMP <sup>(1,2,3,4)</sup>	RQCNVRT
7.0	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	GLSWTRG	GSWTRG			ADINS	SEL<5:0>		

Legend:HC = Hardware SetHS = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

```
bit 31-30 ADCSEL<1:0>: Analog-to-Digital Clock Source (TCLK) bits
```

11 = FRC

10 = REFCLK3

01 = System Clock (Tcy)

00 = PBCLK3

bit 29-24 CONCLKDIV<5:0>: Analog-to-Digital Control Clock (TQ) Divider bits

1111111 = 64 \* TCLK = TQ

•

000011 = 4 \* TCLK = TQ

000010 = 3 \* TCLK = TQ

000001 = 2 \* TCLK = TQ

000000 = TCLK = TQ

bit 23 DIGEN7: Shared ADC (ADC7) Digital Enable bit

1 = ADC7 is digital enabled

0 = ADC7 is digital disabled

bit 22-21 Unimplemented: Read as '0'

bit 20 **DIGEN4:** ADC4 Digital Enable bit

1 = ADC4 is digital enabled

0 = ADC4 is digital disabled

bit 19 DIGEN3: ADC3 Digital Enable bit

1 = ADC3 is digital enabled

0 = ADC3 is digital disabled

- Note 1: The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
  - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
  - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
  - **4:** Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

#### REGISTER 28-17: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_	_		Т	RGSRC3<4:0	)>	
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	-	_		Т	RGSRC2<4:0	)>	
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_		Т	RGSRC1<4:0	)>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_		_		Т	RGSRC0<4:0	)>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC3<4:0>: Trigger Source for Conversion of Analog Input AN3 Select bits

11111 = Reserved

•

01101 = Reserved

01100 = Comparator 2 (COUT)

01011 = Comparator 1 (COUT)

01010 = OCMP5

01001 = OCMP3

01000 = OCMP1

00111 = TMR5 match

00110 = TMR3 match

00101 = TMR1 match

00100 = INT0 External interrupt

00011 = STRIG

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

bit 23-21 Unimplemented: Read as '0'

bit 20-16 **TRGSRC2<4:0>:** Trigger Source for Conversion of Analog Input AN2 Select bits See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **TRGSRC1<4:0>:** Trigger Source for Conversion of Analog Input AN1 Select bits See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **TRGSRC0<4:0>:** Trigger Source for Conversion of Analog Input AN0 Select bits See bits 28-24 for bit value definitions.

DS600013	֡
ā	
ŏ	١
~	֡
$\sim$	
$\bar{c}$	
3200-	)
N	
c	١
ਨੂ	
-page	
æ	
20	
Ň	j
_	Į

## TABLE 30-5: ETHERNET CONTROLLER REGISTER SUMMARY (CONTINUED)

ess		0	Bits											·s					
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
22B0	LIVI) (O I	31:16	_	_			_		_	_	_	_	_	_	_	_	_	_	0000
2200	MWTD	15:0								MWTE	<15:0>								0000
22C0	EMAC1	31:16	_	_	-	1	_	1	_	_	_	_	_	_	_	_	_	_	0000
2200	MRDD	15:0								MRDD	<15:0>								0000
22D0	EMAC1	31:16	_	_		I	_	I	-	_	-	_	_	_	_	_	_	_	0000
2200	MIND	15:0	_	_	1	1	1	1	_	_	-	_	_	_	LINKFAIL	NOTVALID	SCAN	MIIMBUSY	0000
2300		31:16	_	_		I	_	I	_	_	-	_	_	_	_	_	_	_	xxxx
2300	SA0 <sup>(2)</sup>	15:0				STNADE	R6<7:0>							STNADE	DR5<7:0>				xxxx
2310		31:16	_	-	-	_	-	_	_	_	_	_	_	_	_	_	_	_	xxxx
2310	SA1 <sup>(2)</sup>	15:0				STNADE	R4<7:0>							STNADE	DR3<7:0>				xxxx
2320		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
2320	SA2 <sup>(2)</sup>	15:0		•		STNADE	)R2<7:0>	•	•	•		•		STNADE	DR1<7:0>			•	xxxx

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Reset values default to the factory programmed value.

#### REGISTER 30-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

bit 7 **RXDONE**: Receive Done Interrupt bit<sup>(2)</sup>

1 = RX packet was successfully received

0 = No interrupt pending

This bit is set whenever an RX packet is successfully received. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 6 **PKTPEND:** Packet Pending Interrupt bit<sup>(2)</sup>

1 = RX packet pending in memory

0 = RX packet is not pending in memory

This bit is set when the BUFCNT counter has a value other than '0'. It is cleared by either a Reset or by writing the BUFCDEC bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.

bit 5 **RXACT:** Receive Activity Interrupt bit<sup>(2)</sup>

1 = RX packet data was successfully received

0 = No interrupt pending

This bit is set whenever RX packet data is stored in the RXBM FIFO. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 4 **Unimplemented:** Read as '0'

bit 3 **TXDONE:** Transmit Done Interrupt bit<sup>(2)</sup>

1 = TX packet was successfully sent

0 = No interrupt pending

This bit is set when the currently transmitted TX packet completes transmission, and the Transmit Status Vector is loaded into the first descriptor used for the packet. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 2 **TXABORT:** Transmit Abort Condition Interrupt bit<sup>(2)</sup>

1 = TX abort condition occurred on the last TX packet

0 = No interrupt pending

This bit is set when the MAC aborts the transmission of a TX packet for one of the following reasons:

- Jumbo TX packet abort
- Underrun abort
- · Excessive defer abort
- · Late collision abort
- · Excessive collisions abort

This bit is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 1 RXBUFNA: Receive Buffer Not Available Interrupt bit (2)

1 = RX Buffer Descriptor Not Available condition has occurred

0 = No interrupt pending

This bit is set by a RX Buffer Descriptor Overrun condition. It is cleared by either a Reset or a CPU write of a '1' to the CLR register.

bit 0 **RXOVFLW:** Receive FIFO Over Flow Error bit<sup>(2)</sup>

1 = RX FIFO Overflow Error condition has occurred

0 = No interrupt pending

RXOVFLW is set by the RXBM Logic for an RX FIFO Overflow condition. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

Note 1: This bit is only used for TX operations.

This bit is are only used for RX operations.

**Note:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

# REGISTER 30-26: EMAC1IPGR: ETHERNET CONTROLLER MAC NON-BACK-TO-BACK INTERPACKET GAP REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	-	_	-	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
15.6	_			NB2E	BIPKTGP1<6:	0>		
7:0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7.0	_			NB2E	3IPKTGP2<6:	0>		

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-15 Unimplemented: Read as '0'

#### bit 14-8 NB2BIPKTGP1<6:0>: Non-Back-to-Back Interpacket Gap Part 1 bits

This is a programmable field representing the optional carrierSense window referenced in section 4.2.3.2.1 "Deference" of the IEEE 80.23 Specification. If carrier is detected during the timing of IPGR1, the MAC defers to carrier. If, however, carrier becomes after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to medium. Its range of values is 0x0 to IPGR2. Its recommend value is 0xC (12d).

bit 7 Unimplemented: Read as '0'

#### bit 6-0 NB2BIPKTGP2<6:0>: Non-Back-to-Back Interpacket Gap Part 2 bits

This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its recommended value is 0x12 (18d), which represents the minimum IPG of  $0.96 \mu s$  (in 100 Mbps) or  $9.6 \mu s$  (in 10 Mbps).

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

# 31.1 Comparator Control Registers

#### TABLE 31-1: COMPARATOR REGISTER MAP

ess		0								Bi	ts								·s
Virtual Address (BF84_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
C000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
C000	CIVITCON	15:0	ON	COE	CPOL	-	_	1	1	COUT	EVPO	L<1:0>	_	CREF		1	CCH	<1:0>	00C3
C010	CM2CON	31:16		1	_	-	_	1	1		_	_	_			1	_		0000
C010	CIVIZCON	15:0	ON	COE	CPOL	I		1	I	COUT	EVPO	L<1:0>	1	CREF		I	CCH-	<1:0>	00C3
COSO	CMSTAT	31:16		1	_	-	_	1	1		_	_	_			1	_		0000
C060	CIVISTAT	15:0	_	_	_	_	_		-		_	_	_	_	_	-	C2OUT	C1OUT	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 34-8: CFGEBIA: EXTERNAL BUS INTERFACE ADDRESS PIN CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	EBIPINEN	_	-	-	_	1	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	EBIA23EN	EBIA22EN	EBIA21EN	EBIA20EN	EBIA19EN	EBIA18EN	EBIA17EN	EBIA16EN
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	EBIA15EN	EBIA14EN	EBIA13EN	EBIA12EN	EBIA11EN	EBIA10EN	EBIA9EN	EBIA8EN
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	EBIA7EN	EBIA6EN	EBIA5EN	EBIA4EN	EBIA3EN	EBIA2EN	EBIA1EN	EBIA0EN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 EBIPINEN: EBI Pin Enable bit

1 = EBI controls access of pins shared with PMP

0 = Pins shared with EBI are available for general use

bit 30-24 Unimplemented: Read as '0'

bit 23-0 EBIA23EN:EBIA0EN: EBI Address Pin Enable bits

1 = EBIAx pin is enabled for use by EBI

0 = EBIAx pin has is available for general use

**Note:** When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

#### 37.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ EF electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MZ EF devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Specifications for Extended Temperature devices (-40°C to +125°C) that are different from the specifications in this section are provided in **38.0** "Extended Temperature Electrical Characteristics".

# Absolute Maximum Ratings (See Note 1)

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 2.1V (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.1V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	200 mA
Maximum current sunk/sourced by any 4x I/O pin (Note 4)	15 mA
Maximum current sunk/sourced by any 8x I/O pin (Note 4)	25 mA
Maximum current sunk/sourced by any 12x I/O pin (Note 4)	33 mA
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	150 mA


- **Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 37-2).
  - 3: See the pin name tables (Table 2 through Table 4) for the 5V tolerant pins.
  - **4:** Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the 4x, 8x, and 12x I/O pin lists.

# DS60001320D-page 675


#### 40.0 AC AND DC CHARACTERISTICS GRAPHS

Note: The graphs provided are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.






#### **FIGURE 40-3: VOH – 8x DRIVER PINS**




PIC32MZ Embedded

Connectivity with Floating Point Unit (EF) Family

#### **FIGURE 40-2: Vol - 4x DRIVER PINS**



**FIGURE 40-4: Vol – 8x DRIVER PINS** 



PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family						
NOTES:						