

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | MIPS32® M-Class |
| Core Size | 32-Bit Single-Core |
| Speed | 180MHz |
| Connectivity | CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 46 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V |
| Data Converters | A/D 24x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512eff064-e-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | | Pin Nu | mber | | | | |
|----------|------------------------|-----------------|-----------------|--------------------------|-------------|----------------|--|
| Pin Name | 64-pin QFN/ TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/ LQFP | Pin Type | Buffer Type | Description |
| AERXD0 | - 1 | 18 | _ | — | Ι | ST | Alternate Ethernet Receive Data 0 |
| AERXD1 | — | 19 | _ | — | Ι | ST | Alternate Ethernet Receive Data 1 |
| AERXD2 | — | 28 | _ | — | Ι | ST | Alternate Ethernet Receive Data 2 |
| AERXD3 | — | 29 | — | — | I | ST | Alternate Ethernet Receive Data 3 |
| AERXERR | — | 1 | — | — | I | ST | Alternate Ethernet Receive Error Input |
| AERXDV | — | 12 | — | — | I | ST | Alternate Ethernet Receive Data Valid |
| AERXCLK | — | 16 | — | — | I | ST | Alternate Ethernet Receive Clock |
| AETXD0 | — | 47 | — | — | 0 | — | Alternate Ethernet Transmit Data 0 |
| AETXD1 | — | 48 | — | — | 0 | — | Alternate Ethernet Transmit Data 1 |
| AETXD2 | — | 44 | — | — | 0 | — | Alternate Ethernet Transmit Data 2 |
| AETXD3 | — | 43 | — | — | 0 | — | Alternate Ethernet Transmit Data 3 |
| AETXERR | — | 35 | — | — | 0 | — | Alternate Ethernet Transmit Error |
| AECOL | — | 42 | — | — | I | ST | Alternate Ethernet Collision Detect |
| AECRS | — | 41 | — | — | I | ST | Alternate Ethernet Carrier Sense |
| AETXCLK | — | 66 | — | — | I | ST | Alternate Ethernet Transmit Clock |
| AEMDC | — | 70 | — | — | 0 | — | Alternate Ethernet Management Data Clock |
| AEMDIO | — | 71 | _ | — | I/O | — | Alternate Ethernet Management Data |
| AETXEN | — | 67 | — | — | 0 | — | Alternate Ethernet Transmit Enable |
| Legend: | CMOS = CN | MOS-compa | atible input | or output | | Analog = | Analog input P = Power |

TABLE 1-18: ALTERNATE ETHERNET MII PINOUT I/O DESCRIPTIONS

CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output

I = Input

PPS = Peripheral Pin Select

TABLE 1-19: ALTERNATE ETHERNET RMII PINOUT I/O DESCRIPTIONS

| | Pin Nu | mber | | | | |
|------------------------|--|---|---|--|---|--|
| 64-pin QFN/ TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/ LQFP | Pin Type | Buffer Type | Description |
| 43 | 18 | - | _ | Ι | ST | Alternate Ethernet Receive Data 0 |
| 46 | 19 | | — | I | ST | Alternate Ethernet Receive Data 1 |
| 51 | 1 | | — | I | ST | Alternate Ethernet Receive Error Input |
| 57 | 47 | | — | 0 | | Alternate Ethernet Transmit Data 0 |
| 56 | 48 | | — | 0 | | Alternate Ethernet Transmit Data 1 |
| 30 | 70 | | — | 0 | | Alternate Ethernet Management Data Clock |
| 49 | 71 | | — | I/O | | Alternate Ethernet Management Data |
| 50 | 67 | | — | 0 | | Alternate Ethernet Transmit Enable |
| 45 | 16 | — | — | Ι | ST | Alternate Ethernet Reference Clock |
| 62 | 12 | _ | — | I | ST | Alternate Ethernet Carrier Sense Data Valid |
| | QFN/ TQFP 43 46 51 57 56 30 49 50 45 | 64-pin QFN/ TQFP 100-pin TQFP 43 18 46 19 51 1 57 47 56 48 30 70 49 71 50 67 45 16 | QFN/ TQFP 100-pin TQFP 124-pin VTLA 43 18 46 19 51 1 57 47 56 48 30 70 49 71 50 67 45 16 | 64-pin QFN/ TQFP 100-pin TQFP 124-pin VTLA 144-pin TQFP/ LQFP 43 18 46 19 51 1 57 47 56 48 30 70 49 71 50 67 45 16 | 64-pin QFN/ TQFP 100-pin TQFP 124-pin VTLA 144-pin TQFP/ LQFP Pin Type 43 18 1 46 19 1 51 1 1 57 47 0 56 48 0 30 70 0 49 71 0 50 67 0 45 16 1 | 64-pin QFN/ TQFP 100-pin TQFP 124-pin VTLA 144-pin TQFP/ LQFP Pin TQFP/ LQFP Buffer Type 43 18 1 ST 46 19 1 ST 51 1 I ST 57 47 0 56 48 0 30 70 0 49 71 N/O 50 67 0 45 16 I ST |

CMOS = CMOS-compatible input or output Legend: ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output PPS = Peripheral Pin Select

P = Power I = Input

TABLE 4-9: SYSTEM BUS TARGET 1 REGISTER MAP (CONTINUED)

| SS | | 1 | | | | | | • | | | Bits | | | | | | | | |
|-----------------------------|------------------|-----------|-------|-------|-------|----------|-------|-------|------|------------|----------|------|----------|------|--------|--------|--------|--------|---------------|
| Virtual Address (BF8F_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 84E0 | SBT1REG5 | 31:16 | | | | | | | | BA | SE<21:6> | | | | | | | | XXXX |
| 0420 | OBTINEOS | 15:0 | | - | BA | ASE<5:0> | - | - | PRI | | | | SIZE<4:0 | > | | — | — | — | xxxx |
| 84F0 | SBT1RD5 | 31:16 | — | — | — | — | — | — | — | | — | | | — | — | — | — | — | xxxx |
| 041.0 | SBI IKES | 15:0 | _ | — | — | — | — | — | — | _ | — | _ | _ | — | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
| 84F8 | SBT1WR5 | 31:16 | — | — | — | — | — | — | — | | — | | | — | — | — | — | — | xxxx |
| 0410 | OBTINIto | 15:0 | — | | — | — | — | — | | — | — | — | — | | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
| 8500 | SBT1REG6 | 31:16 | | | | | | | | BA | SE<21:6> | | | | | | | | xxxx |
| | 02111200 | 15:0 | | | BA | ASE<5:0> | | | PRI | — | | | SIZE<4:0 | > | | — | — | — | xxxx |
| 8510 | SBT1RD6 | 31:16 | — | — | — | — | — | — | — | — | — | — | _ | — | — | — | — | — | xxxx |
| 0010 | 0211120 | 15:0 | — | — | — | — | — | — | — | — | — | — | _ | — | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
| 8518 | SBT1WR6 | 31:16 | — | | — | — | — | — | — | _ | _ | _ | _ | _ | - | — | — | — | XXXX |
| | | 15:0 | — | | | — | — | — | _ | — | _ | — | — | | GROUP3 | GROUP2 | GROUP1 | GROUP0 | XXXX |
| 8520 | SBT1REG7 | 31:16 | | | | | | | | BA | SE<21:6> | | | | | | | | xxxx |
| | | 15:0 | | | BA | \SE<5:0> | | | PRI | | | | SIZE<4:0 | > | | | — | — | XXXX |
| 8530 | SBT1RD7 | 31:16 | — | | | — | _ | _ | — | _ | _ | _ | _ | | - | — | — | | XXXX |
| | - | 15:0 | — | — | — | — | | _ | — | | — | | | — | GROUP3 | GROUP2 | GROUP1 | GROUP0 | XXXX |
| 8538 | SBT1WR7 | 31:16 | - | — | _ | — | _ | _ | — | _ | — | _ | _ | — | — | — | — | — | XXXX |
| | | 15:0 | — | — | — | _ | — | — | — | — | — | — | — | | GROUP3 | GROUP2 | GROUP1 | GROUP0 | |
| 8540 | SBT1REG8 | 31:16 | | | | | | | | BASE<21:6> | | | | | | xxxx | | | |
| | | 15:0 | | | | \SE<5:0> | | | PRI | _ | | | SIZE<4:0 | | | _ | _ | _ | XXXX |
| 8550 | SBT1RD8 | 31:16 | | | _ | _ | | | | | _ | | | | - | - | - | — | XXXX |
| | | 15:0 | _ | | _ | _ | _ | _ | _ | _ | | _ | _ | | GROUP3 | GROUP2 | | GROUP0 | |
| 8558 | SBT1WR8 | 31:16 | | | _ | _ | | | | | _ | | | | - | - | - | - | XXXX |
| | | 15:0 | — | — | _ | — | | _ | | — | — | — | — | | GROUP3 | GROUP2 | GROUP1 | GROUP0 | XXXX |

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.


| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|----------------------|-------------------|-------------------|----------------------------|----------------------|------------------|--|--|--|
| 04-04 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 31:24 | | PRI7SS | <3:0> ⁽¹⁾ | | | PRI6SS<3:0> ⁽¹⁾ | | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 23:16 | | PRI5SS | <3:0> ⁽¹⁾ | | | PRI4SS | <3:0> ⁽¹⁾ | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 15:8 | | PRI3S | S<3:0> | | | PRI2SS | <3:0> ⁽¹⁾ | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | | | |
| 7:0 | | PRI1SS | <3:0> ⁽¹⁾ | • | | | _ | SS0 | | | |

REGISTER 7-2: PRISS: PRIORITY SHADOW SELECT REGISTER

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bi | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-28 **PRI7SS<3:0>:** Interrupt with Priority Level 7 Shadow Set bits⁽¹⁾

1xxx = Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0) 0111 = Interrupt with a priority level of 7 uses Shadow Set 7 0110 = Interrupt with a priority level of 7 uses Shadow Set 6 0001 = Interrupt with a priority level of 7 uses Shadow Set 1 0000 = Interrupt with a priority level of 7 uses Shadow Set 0 bit 27-24 **PRI6SS<3:0>:** Interrupt with Priority Level 6 Shadow Set bits⁽¹⁾ 1xxx = Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0) 0111 = Interrupt with a priority level of 6 uses Shadow Set 7 0110 = Interrupt with a priority level of 6 uses Shadow Set 6 0001 = Interrupt with a priority level of 6 uses Shadow Set 1 0000 = Interrupt with a priority level of 6 uses Shadow Set 0 bit 23-20 PRI5SS<3:0>: Interrupt with Priority Level 5 Shadow Set bits⁽¹⁾ $1 \times 1 \times 1 =$ Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0) 0111 = Interrupt with a priority level of 5 uses Shadow Set 7 0110 = Interrupt with a priority level of 5 uses Shadow Set 6 0001 = Interrupt with a priority level of 5 uses Shadow Set 1 0000 = Interrupt with a priority level of 5 uses Shadow Set 0 bit 19-16 PRI4SS<3:0>: Interrupt with Priority Level 4 Shadow Set bits⁽¹⁾ 1xxx = Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0) 0111 = Interrupt with a priority level of 4 uses Shadow Set 7 0110 = Interrupt with a priority level of 4 uses Shadow Set 6 0001 = Interrupt with a priority level of 4 uses Shadow Set 1 0000 = Interrupt with a priority level of 4 uses Shadow Set 0



| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | R/W-0, HS | R/W-0, HS | U-0 | U-0 |
| 31:24 | _ | _ | _ | _ | PFMDED | PFMSEC | _ | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | _ | _ | — | _ | _ | _ |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 10.0 | _ | _ | _ | _ | — | _ | _ | _ |
| 7:0 | R/W-0, HS | R/W-0, HS | R/W-0, HS |
| 7.0 | | | | PFMSEC | CNT<7:0> | | | |

REGISTER 9-2: PRESTAT: PREFETCH MODULE STATUS REGISTER

| Legend: | | HS = Hardware Set | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bi | t, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-28 Unimplemented: Read as '0'

- bit 27 **PFMDED:** Flash Double-bit Error Detected (DED) Status bit
 This bit is set in hardware and can only be cleared (i.e., set to '0') in software.
 1 = A DED error has occurred
 - 0 = A DED error has not occurred
- bit 26 **PFMSEC:** Flash Single-bit Error Corrected (SEC) Status bit 1 = A SEC error occurred when PFMSECCNT<7:0> was equal to zero 0 = A SEC error has not occurred
- bit 25-8 Unimplemented: Read as '0'
- bit 7-0 **PFMSECCNT<7:0>:** Flash SEC Count bits 11111111 - 00000000 = SEC count

| RPn Port Pin | RPnR SFR | RPnR bits | RPnR Value to Peripheral Selection |
|----------------------|-----------------------|----------------------------|---|
| RPD1 | RPD1R | RPD1R<3:0> | 0000 = <u>No Connect</u> |
| RPG9 | RPG9R | RPG9R<3:0> | |
| RPB14 | RPB14R | RPB14R<3:0> | 0010 = <u>U2TX</u> 0011 = <u>U5RTS</u> |
| RPD0 | RPD0R | RPD0R<3:0> | 0100 = U6TX |
| RPB6 | RPB6R | RPB6R<3:0> | 0101 = Reserved |
| RPD5 | RPD5R | RPD5R<3:0> | 0110 = SS2 0111 = Reserved |
| RPB2 | RPB2R | RPB2R<3:0> | 1000 = SDO4 |
| RPF3 | RPF3R | RPF3R<3:0> | 1001 = Reserved |
| RPF13 ⁽¹⁾ | RPF13R ⁽¹⁾ | RPF13R<3:0> ⁽¹⁾ | 1010 = SDO6 ⁽¹⁾ 1011 = OC2 |
| RPC2 ⁽¹⁾ | RPC2R ⁽¹⁾ | RPC2R<3:0> ⁽¹⁾ | 1011 = 002 1100 = 001 |
| RPE8 ⁽¹⁾ | RPE8R ⁽¹⁾ | RPE8R<3:0> ⁽¹⁾ | 1101 = OC 9 |
| RPF2 ⁽¹⁾ | RPF2R ⁽¹⁾ | RPF2R<3:0> ⁽¹⁾ | 1110 = Reserved 1111 = C2TX ⁽³⁾ |

TABLE 12-3: OUTPUT PIN SELECTION (CONTINUED)

Note 1: This selection is not available on 64-pin devices.

2: This selection is not available on 64-pin or 100-pin devices.

3: This selection is not available on devices without a CAN module.

14.2 Timer2-Timer9 Control Registers

TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP

| ess | | é | | | | | | | | Bi | its | | | | | | | | 6 |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|-------|--------|------|------------|------|------|------|------|------|------------|
| Virtual Address (BF84_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| | T2CON | 31:16 | _ | — | — | — | | — | _ | | — | _ | — | — | — | — | | — | 0000 |
| 0200 | | 15:0 | ON | — | SIDL | — | _ | — | - | - | TGATE | | TCKPS<2:0: | > | T32 | — | TCS | — | 0000 |
| 0210 | TMR2 | 31:16 | — | — | — | — | — | — | — | — | — | _ | — | — | — | — | — | — | 0000 |
| 02.0 | | 15:0 | | | | | | | | TMR2- | <15:0> | | - | | | | | | 0000 |
| 0220 | PR2 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| 0220 | | 15:0 | | | | | | | | PR2< | 15:0> | | | | | | | | FFFF |
| 0400 | T3CON | 31:16 | _ | — | — | — | — | — | — | — | — | | — | — | — | — | _ | — | 0000 |
| 0.00 | | 15:0 | ON | — | SIDL | — | — | — | — | — | TGATE | | TCKPS<2:0: | > | — | — | TCS | — | 0000 |
| 0410 | TMR3 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| 00 | | 15:0 | | | | | | | | TMR3- | <15:0> | | - | | | | | | 0000 |
| 0420 | PR3 | 31:16 | — | — | — | — | — | — | — | — | — | _ | — | — | — | — | — | — | 0000 |
| 0120 | | 15:0 | | | | | | | | PR3< | 15:0> | | | | | | | | FFFF |
| 0600 | T4CON | 31:16 | _ | _ | — | _ | _ | — | - | - | — | - | — | _ | — | — | - | — | 0000 |
| 0000 | | 15:0 | ON | — | SIDL | — | — | — | — | _ | TGATE | | TCKPS<2:0: | > | T32 | — | TCS | — | 0000 |
| 0610 | TMR4 | 31:16 | — | — | — | — | — | — | — | — | — | _ | — | — | — | — | — | — | 0000 |
| 0010 | | 15:0 | | | | | | | | TMR4 | <15:0> | | - | | | | | | 0000 |
| 0620 | PR4 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| 0020 | | 15:0 | | | | | | | | PR4< | 15:0> | | | | | | | | FFFF |
| 0800 | T5CON | 31:16 | — | — | — | — | _ | — | — | _ | — | — | — | — | _ | — | — | — | 0000 |
| 0000 | | 15:0 | ON | — | SIDL | — | — | — | — | _ | TGATE | | TCKPS<2:0: | > | — | — | TCS | — | 0000 |
| 0810 | TMR5 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| 0010 | TIMITO | 15:0 | | | | | | | | TMR5 | <15:0> | | | | | | | | 0000 |
| 0820 | PR5 | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| 0020 | | 15:0 | | | | | | | | PR5< | 15:0> | | | | | | | | FFFF |
| 0400 | T6CON | 31:16 | — | — | — | — | _ | — | | _ | — | _ | — | — | _ | — | _ | — | 0000 |
| 0700 | TUCON | 15:0 | ON | _ | SIDL | _ | _ | — | _ | _ | TGATE | - | TCKPS<2:0: | > | T32 | — | TCS | — | 0000 |
| 0A10 | TMR6 | 31:16 | _ | — | — | — | — | — | — | _ | — | _ | - | — | _ | — | _ | — | 0000 |
| 0410 | 111110 | 15:0 | | | | | | | | TMR6 | <15:0> | | | | | | | | 0000 |
| 0A20 | PR6 | 31:16 | _ | — | _ | — | — | — | _ | — | _ | _ | — | _ | _ | — | _ | — | 0000 |
| 0420 | FINU | 15:0 | | | | | | | | PR6< | 15:0> | | | | | | | | FFFF |
| 0000 | T7CON | 31:16 | — | — | _ | _ | | _ | _ | _ | — | _ | — | _ | _ | - | | — | 0000 |
| 0000 | | 15:0 | ON | _ | SIDL | _ | | _ | _ | | TGATE | | TCKPS<2:0: | > | _ | - | TCS | — | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 19-3: SPIxSTAT: SPI STATUS REGISTER

- bit 3 **SPITBE:** SPI Transmit Buffer Empty Status bit 1 = Transmit buffer, SPIxTXB is empty 0 = Transmit buffer, SPIxTXB is not empty Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR. Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB.
- bit 2 Unimplemented: Read as '0'
- bit 1 SPITBF: SPI Transmit Buffer Full Status bit
 - 1 = Transmit is not yet started, SPITXB is full
 - 0 = Transmit buffer is not full

Standard Buffer Mode:

Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.

Enhanced Buffer Mode:

Set when CWPTR + 1 = SRPTR; cleared otherwise

- bit 0 SPIRBF: SPI Receive Buffer Full Status bit
 - 1 = Receive buffer, SPIxRXB is full
 - 0 = Receive buffer, SPIxRXB is not full

Standard Buffer Mode:

Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 04.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | | |
| 31:24 | — | — | _ | _ | — | _ | — | ADM_EN | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 23:16 | ADDR<7:0> | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-1 | | |
| 15:8 | UTXISE | L<1:0> | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | | |
| 7.0 | R/W-0 R/W-0 | | R/W-0 | R-1 | R-0 | R-0 | R/W-0 | R-0 | | |
| 7:0 | URXISE | L<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | | |

REGISTER 22-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:

| 5 | | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM_EN: Automatic Address Detect Mode Enable bit
 - 1 = Automatic Address Detect mode is enabled
 - 0 = Automatic Address Detect mode is disabled

bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.

- bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits
 - 11 = Reserved, do not use
 - 10 = Interrupt is generated and asserted while the transmit buffer is empty
 - 01 = Interrupt is generated and asserted when all characters have been transmitted
 - 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space
- bit 13 UTXINV: Transmit Polarity Inversion bit
 - If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):
 - 1 = UxTX Idle state is '0'
 - 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'
- bit 12 URXEN: Receiver Enable bit
 - 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module

bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
 - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset
- bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only)
 - 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
 - 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | | |
|--------------|------------------------|------------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|--|
| 04.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | | |
| 31:24 | — | — | — | _ | — | - | | — | | | | | | |
| 22.46 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | | |
| 23:16 | — | — | — | _ | — | — | _ | — | | | | | | |
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | |
| 15:8 | RCS2 ⁽¹⁾ | RCS1 ⁽³⁾ | | RADDR<13:8> | | | | | | | | | | |
| | RADDR15 ⁽²⁾ | RADDR14 ⁽⁴⁾ | | | RADDF | <13:8> | | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | |
| | | | | RADDR< | 7:0> | | | | | | | | | |

REGISTER 23-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 **Unimplemented:** Read as '0'

| RCS2: Chip Select 2 bit ⁽¹⁾ |
|--|
| 1 = Chip Select 2 is active |
| 0 = Chip Select 2 is inactive (RADDR15 function is selected) |
| RADDR<15>: Target Address bit 15 ⁽²⁾ |
| RCS1: Chip Select 1 bit ⁽³⁾ |
| 1 = Chip Select 1 is active0 = Chip Select 1 is inactive (RADDR14 function is selected) |
| |

- bit 14 RADDR<14>: Target Address bit 14⁽⁴⁾
- bit 13-0 RADDR<13:0>: Address bits
- Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
 - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
 - **3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.
 - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

| REGISTER 24-3: | EBISMTX: EXTERNAL BUS INTERFACE STATIC MEMORY TIMING REGISTER |
|----------------|---|
| | ('x' = 0-2) |

| | | , | | 1 | 1 | | | | | | | |
|--------------|-------------------|--------------------|-------------------------|-------------------|--------------------------|----------------------|------------------|------------------|--|--|--|--|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 | | | | |
| | — | — | — | — | — | RDYMODE | PAGESI | ZE<1:0> | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | | | | |
| 23:16 | PAGEMODE | | TPRC< | | TBTA<2:0> ⁽¹⁾ |) | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-1 | | | | |
| 15:8 | | | TWR<1:0> ⁽¹⁾ | | | | | | | | | |
| 7.0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-1 | | | | |
| 7:0 | TAS<1 | :0> ⁽¹⁾ | | • | TRC< | <5:0> ⁽¹⁾ | | | | | | |

Legend:

| 5 | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-27 Unimplemented: Read as '0'

| bit 26 | RDYMODE: Data Ready Device Select bit |
|-----------|---|
| | The device associated with register set 'x' is a data-ready device, and will use the EBIRDYx pin. |
| | 1 = EBIRDYx input is used |
| | 0 = EBIRDYx input is not used |
| bit 25-24 | PAGESIZE<1:0>: Page Size for Page Mode Device bits |
| | 11 = 32-word page |
| | 10 = 16-word page |
| | 01 = 8-word page |
| | 00 = 4-word page |
| bit 23 | PAGEMODE: Memory Device Page Mode Support bit |
| | 1 = Device supports Page mode |
| | 0 = Device does not support Page mode |
| bit 22-19 | TPRC<3:0>: Page Mode Read Cycle Time bits ⁽¹⁾ |
| | Read cycle time is TPRC + 1 clock cycle. |
| bit 18-16 | TBTA<2:0>: Data Bus Turnaround Time bits ⁽¹⁾ |
| | Clock cycles (0-7) for static memory between read-to-write, write-to-read, and read-to-read when Chip |
| | Select changes. |
| bit 15-10 | TWP<5:0>: Write Pulse Width bits ⁽¹⁾ |
| | Write pulse width is TWP + 1 clock cycle. |
| bit 9-8 | TWR<1:0>: Write Address/Data Hold Time bits ⁽¹⁾ |
| | |

- Number of clock cycles to hold address or data on the bus.bit 7-6TAS<1:0>: Write Address Setup Time bits⁽¹⁾
- TAS<1:0>: Write Address Setup Time bits⁽¹⁾
 Clock cycles for address setup time. A value of '0' is only valid in the case of SSRAM.
- bit 5-0 **TRC<5:0>:** Read Cycle Time bits⁽¹⁾ Read cycle time is TRC + 1 clock cycle.
- Note 1: Refer to the Section 47. "External Bus Interface (EBI)" in the "PIC32 Family Reference Manual" for the EBI timing diagrams and additional information.

27.1 RNG Control Registers

TABLE 27-2: RANDOM NUMBER GENERATOR (RNG) REGISTER MAP

| ess | (BF8E_#) Register Name Bit Range | | | | | | | | | Bits | ; | | | | | | | | |
|-----------------------------|---|------------------|--------------------|------------|-------|-------|----------|-------|--------|--------|-------|------|------|--------|----------|------|------|------|------------|
| Virtual Address (BF8E_#) | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 6000 | RNGVER | 31:16 | | | | | | | | ID<15 | :0> | | | | | | | | xxxx |
| 0000 | KNOVER | 15:0 | | | | VERS | ION<7:0> | | | | | | | REVISI | ON<7:0> | | - | | xxxx |
| 6004 | RNGCON | 31:16 | — | — | — | — | — | _ | _ | | — | — | — | — | — | — | — | — | 0000 |
| 0004 | Rivecen | 15:0 | — | — | — | LOAD | TRNGMODE | CONT | PRNGEN | TRNGEN | | | | PLE | N<7:0> | | | | 0064 |
| 6008 | RNGPOLY1 | 31:16 | | POLY<31:0> | | | | | | | | | | | FFFF | | | | |
| 0000 | KNOI OEI I | 15:0 | | | | | | | | TOLICO | 11.02 | | | | | | | | 0000 |
| 600C | 600C RNGPOLY2 31:16 POLY<31:0> | | | | | | | FFFF | | | | | | | | | | | |
| 0000 | | 15:0 | | | | | | | | TOLICO | 11.02 | | | | | | | | 0000 |
| 6010 | RNGNUMGEN1 | 31:16 | | | | | | | | RNG<3 | 1.0> | | | | | | | | FFFF |
| 0010 | RIGHUNGEN | 15:0 | | | | | | | | NNO<0 | 1.02 | | | | | | | | FFFF |
| 6014 | RNGNUMGEN2 | 31:16 | | | | | | | | RNG<3 | 1.0> | | | | | | | | FFFF |
| 0014 | RINGINOWIGEINZ | 15:0 | | | | | | | | KNG<3 | 1.0> | | | | | | | | FFFF |
| 6018 | RNGSEED1 | 31:16 | 1:16 SEED<31:0> | | | | | | | | 0000 | | | | | | | | |
| 0010 | RINGSEEDT | 15:0 | | | | | | | | SEED<3 | 51.0> | | | | | | | | 0000 |
| 601C | RNGSEED2 | 31:16 SEED<31:0> | | | | | | | | | 0000 | | | | | | | | |
| 0010 | NINGSEED2 | 15:0 | | | | | | | | SEED<3 | 01.0> | | | | | | | | 0000 |
| 6020 | RNGCNT | 31:16 | — | — | — | — | — | — | — | — | — | — | | — | — | — | — | — | 0000 |
| 6020 | RINGCINI | 15:0 | _ | — | — | _ | — | _ | — | — | _ | | | | RCNT<6:0 | > | | | 0000 |

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.






TABLE 28-1: ADC REGISTER MAP (CONTINUED)

| ess | | | | | | | | | | Bit | s | | | | | | | | | |
|-----------------------------|------------------------|-----------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|--------------|--|
| Virtual Address (BF84_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Decete | |
| | ADCCMPCON4 | 31:16 | | — | — | — | — | _ | _ | — | - | - | - | — | — | — | | | 00 | |
| | | 15:0 | | — | — | | | AINID<4:0> | • | | ENDCMP | DCMPGIEN | DCMPED | IEBTWN | IEHIHI | IEHILO | IELOHI | IELOLO | 00 | |
| 30B0 | ADCCMPCON5 | 31:16 | | _ | _ | _ | — | — | — | _ | | | | — | _ | — | | _ | 00 | |
| | | 15:0 | | — | — | | | AINID<4:0> | | | ENDCMP | DCMPGIEN | DCMPED | IEBTWN | IEHIHI | IEHILO | IELOHI | IELOLO | 00 | |
| 30B4 | ADCCMPCON6 | 31:16 | _ | _ | _ | _ | — | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 00 | |
| | | 15:0 | | — | — | | | AINID<4:0> | • | | ENDCMP | DCMPGIEN | DCMPED | IEBTWN | IEHIHI | IEHILO | IELOHI | IELOLO | 00 | |
| 30B8 | ADCFSTAT | 31:16 | FEN | — | — | ADC4EN | ADC3EN | ADC2EN | ADC1EN | ADC0EN | FIEN | FRDY | FWROVERR | — | — | — | | _ | 00 | |
| | | 15:0 | | | | FCN | T<7:0> | | | | FSIGN | _ | _ | _ | _ | | ADCID<2:0> | | 00 | |
| 80BC | ADCFIFO | 31:16 | | | | | | | | DATA< | 31:16> | | | | | | | | 00 | |
| | | 15:0 | | | | | | | | DATA< | 15:0> | | | | | | | | 00 | |
| 80C0 | ADCBASE | 31:16 | — | — | — | — | — | — | - | — | — | _ | _ | — | — | _ | — | — | 00 | |
| | | 15:0 | | | | | | | | ADCBAS | E<15:0> | | | | | | | | 00 | |
| 0D0 | ADCTRGSNS | 31:16 | — | | | _ | — | — | _ | — | — | _ | _ | — | — | | — | _ | 0 | |
| | | 15:0 | — | — | — | — | LVL11 | LVL10 | LVL9 | LVL8 | LVL7 | LVL6 | LVL5 | LVL4 | LVL3 | LVL2 | LVL1 | LVL0 | 0 | |
| 0D4 | ADC0TIME | 31:16 | — | — | — | | ADCEIS<2:0: | > | SELRE | S<1:0> | _ | | | A | DCDIV<6:0> | | | | 0 | |
| | | 15:0 | — | — | — | — | — | — | | | | | SAMC< | <9:0> | | | | | 0 | |
| 0D8 | ADC1TIME | 31:16 | — | — | — | | ADCEIS<2:0: | > | SELRE | S<1:0> | _ | | | A | DCDIV<6:0> |)> | | | | |
| | | 15:0 | — | — | — | — | — | — | | | | | SAMC< | <9:0> | | | | | 0 | |
| 0DC | ADC2TIME | 31:16 | | - | - | | ADCEIS<2:0> | > | SELRE | S<1:0> | | | | A | DCDIV<6:0> | > | | | | |
| | | 15:0 | | _ | _ | _ | _ | — | | | | | SAMC< | <9:0> | | | | | | |
| 80E0 | ADC3TIME | 31:16 | | _ | _ | | ADCEIS<2:0> | > | SELRE | S<1:0> | | | | A | DCDIV<6:0> | | | | 0 | |
| | | 15:0 | | _ | _ | _ | — | — | | | | | SAMC< | <9:0> | | | | | 00 | |
| 80E4 | ADC4TIME | 31:16 | - | _ | _ | | ADCEIS<2:0> | > | SELRE | S<1:0> | _ | | | A | DCDIV<6:0> | | | | 0 | |
| | | 15:0 | | | | | — | — | | - | | | SAMC< | | | - | | | 00 | |
| 30F0 | ADCEIEN1 | 31:16 | EIEN31 ⁽¹⁾ | EIEN30 ⁽¹⁾ | EIEN29 ⁽¹⁾ | EIEN28 ⁽¹⁾ | EIEN27 ⁽¹⁾ | EIEN26 ⁽¹⁾ | EIEN25 ⁽¹⁾ | EIEN24 ⁽¹⁾ | EIEN23 ⁽¹⁾ | EIEN22 ⁽¹⁾ | EIEN21 ⁽¹⁾ | EIEN20 ⁽¹⁾ | EIEN19 ⁽¹⁾ | EIEN18 | EIEN17 | EIEN16 | 0 | |
| | | 15:0 | EIEN15 | EIEN14 | EIEN13 | EIEN12 | EIEN11 | EIEN10 | EIEN9 | EIEN8 | EIEN7 | EIEN6 | EIEN5 | EIEN4 | EIEN3 | EIEN2 | EIEN1 | EIEN0 | 00 | |
| 30F4 | ADCEIEN2 | 31:16 | | | | | — | — | _ | | _ | _ | _ | | — | | _ | _ | 00 | |
| | | 15:0 | — | _ | _ | EIEN44 | EIEN43 | EIEN42 ⁽²⁾ | EIEN41 ⁽²⁾ | EIEN40 ⁽²⁾ | EIEN39 ⁽²⁾ | EIEN38 ⁽²⁾ | EIEN37 ⁽²⁾ | EIEN36 ⁽²⁾ | EIEN35 ⁽²⁾ | EIEN34 ⁽¹⁾ | EIEN33 ⁽¹⁾ | EIEN32 ⁽¹⁾ | 00 | |
| 30F8 | ADCEISTAT1 | 31:16 | EIRDY31 ⁽¹⁾ | EIRDY30 ⁽¹⁾ | EIRDY29 ⁽¹⁾ | EIRDY28 ⁽¹⁾ | EIRDY27 ⁽¹⁾ | EIRDY26 ⁽¹⁾ | EIRDY25 ⁽¹⁾ | EIRDY24 ⁽¹⁾ | EIRDY23 ⁽¹⁾ | EIRDY22 ⁽¹⁾ | EIRDY21 ⁽¹⁾ | EIRDY20 ⁽¹⁾ | EIRDY19 ⁽¹⁾ | EIRDY18 | EIRDY17 | EIRDY16 | 00 | |
| | | 15:0 | EIRDY15 | EIRDY14 | EIRDY13 | EIRDY12 | EIRDY11 | EIRDY10 | EIRDY9 | EIRDY8 | EIRDY7 | EIRDY6 | EIRDY5 | EIRDY4 | EIRDY3 | EIRDY2 | EIRDY1 | EIRDY0 | 00 | |
| B0FC | ADCEISTAT2 | 31:16 | _ | _ | _ | | — | — | — | _ | _ | _ | _ | _ | — | _ | _ | — | 00 | |
| | | 15:0 | _ | _ | _ | EIRDY44 | EIRDY43 | EIRDY42 ⁽²⁾ | EIRDY41 ⁽²⁾ | EIRDY40(2) | EIRDY39 ⁽²⁾ | EIRDY38 ⁽²⁾ | EIRDY37 ⁽²⁾ | EIRDY36 ⁽²⁾ | EIRDY35 ⁽²⁾ | EIRDY34 ⁽¹⁾ | EIRDY33 ⁽¹⁾ | EIRDY32 ⁽¹⁾ | I) 01 | |
| 3100 | ADCANCON | 31:16 | | | | | | WKUPCL | KCNT<3:0> | - | WKIEN7 | _ | _ | WKIEN4 | WKIEN3 | WKIEN2 | WKIEN1 | WKIEN0 | 00 | |
| | | 15:0 | WKRDY7 | _ | — | WKRDY4 | WKRDY3 | WKRDY2 | WKRDY1 | WKRDY0 | ANEN7 | _ | _ | ANEN4 | ANEN3 | ANEN2 | ANEN1 | ANEN0 | 00 | |
| 3180 | ADC0CFG ⁽³⁾ | 31:16 | | | | | | | | | 00 | | | | | | | | | |
| | | 15:0 | | | | | | | | ADCCFC | G<15:0> | | | | | | | | 0 | |
| 3184 | ADC1CFG ⁽³⁾ | 31:16 | | | | | | | | ADCCFG | | | | | | | | | 0 | |
| | | 15:0 | | 0 ADCCFG<15:0> 0 | | | | | | | 00 | | | | | | | | | |

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

REGISTER 28-16: ADCFLTRx: ADC DIGITAL FILTER 'x' REGISTER ('x' = 1 THROUGH 6)

- bit 24 AFRDY: Digital Filter 'x' Data Ready Status bit
 - 1 = Data is ready in the FLTRDATA<15:0> bits

0 = Data is not ready

- **Note:** This bit is cleared by reading the FLTRDATA<15:0> bits or by disabling the Digital Filter module (by setting AFEN to '0').
- bit 23-21 Unimplemented: Read as '0'

bit 20-16 CHNLID<4:0>: Digital Filter Analog Input Selection bits

These bits specify the analog input to be used as the oversampling filter data source.

```
11111 = Reserved

01100 = Reserved

01011 = AN11

00010 = AN2

00001 = AN1

00000 = AN0
```

Note: Only the first 12 analog inputs, Class 1 (AN0-AN11) and Class 2 (AN5-AN11), can use a digital filter.

bit 15-0 FLTRDATA<15:0>: Digital Filter 'x' Data Output Value bits

The filter output data is as per the fractional format set in the FRACT bit (ADCCON1<23>). The FRACT bit should not be changed while the filter is enabled. Changing the state of the FRACT bit after the operation of the filter ended will not update the value of the FLTRDATA<15:0> bits to reflect the new format.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | — | | | | — | | | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | | | | — | | | — |
| 15:8 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 15.6 | — | | | | | FILHIT<4:0> | | |
| 7:0 | U-0 | R-1 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 7.0 | _ | | | | CODE<6:0> ⁽¹ |) | | |


REGISTER 29-4: CiVEC: CAN INTERRUPT CODE REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' |
|-------------------|------------------|--------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-13 Unimplemented: Read as '0'

| bit 12-8 | FILHIT<4:0>: Filter Hit Number bit |
|----------|---|
| | 11111 = Filter 31 |
| | 11110 = Filter 30 |
| | • |
| | • |
| | • |
| | 00001 = Filter 1 |
| | 00000 = Filter 0 |
| bit 7 | Unimplemented: Read as '0' |
| bit 6-0 | ICODE<6:0>: Interrupt Flag Code bits ⁽¹⁾ |
| | 1001000-1111111 = Reserved |
| | 1001000 = Invalid message received (IVRIF) |
| | 1000111 = CAN module mode change (MODIF) |
| | 1000110 = CAN timestamp timer (CTMRIF) |
| | 1000101 = Bus bandwidth error (SERRIF) |
| | 1000100 = Address error interrupt (SERRIF) |
| | 1000011 = Receive FIFO overflow interrupt (RBOVIF) 1000010 = Wake-up interrupt (WAKIF) |
| | 1000001 = Error Interrupt (CERRIF) |
| | 1000000 = No interrupt |
| | 0100000-0111111 = Reserved |
| | 0011111 = FIFO31 Interrupt (CiFSTAT<31> set) |
| | 0011110 = FIFO30 Interrupt (CiFSTAT<30> set) |
| | • |
| | • |
| | • |
| | 0000001 = FIFO1 Interrupt (CiFSTAT<1> set) |
| | 0000000 = FIFO0 Interrupt (CiFSTAT<0> set) |
| | |
| | |



35.0 INSTRUCTION SET

The PIC32MZ EF family instruction set complies with the MIPS32[®] Release 5 instruction set architecture. The PIC32MZ EF device family *does not* support the following features:

- Core extend instructions
- Coprocessor 2 instructions

Note: Refer to "MIPS32[®] Architecture for Programmers Volume II: The MIPS32[®] Instruction Set" at www.imgtec.com for more information. NOTES:

36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

36.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

| PIC32MX5XX/6XX/7XX Feature | PIC32MZ EF Feature | |
|--|---|--|
| Fail-Safe Clock Monitor (FSCM) | | |
| On PIC32MX devices, the internal FRC became the clock source on a failure of the clock source. | On PIC32MZ EF devices, a separate internal Backup FRC (BFRC) becomes the clock source upon a failure at the clock source. | |
| On PIC32MX devices, a clock failure resulted in the triggering of a specific interrupt when the switchover was complete. | On PIC32MZ EF devices, a NMI is triggered instead, and must be handled by the NMI routine. | |
| FSCM generates an interrupt. | FSCM generates a NMI. | |
| | The definitions of the FCKSM<1:0> bits has changed on PIC32MZ EF devices. | |
| FCKSM<1:0> (DEVCFG1<15:14>) 1x = Clock switching is disabled, FSCM is disabled 01 = Clock switching is enabled, FSCM is disabled 00 = Clock switching is enabled, FSCM is enabled | FCKSM<1:0> (DEVCFG1<15:14>) 11 = Clock switching is enabled and clock monitoring is enabled 10 = Clock switching is disabled and clock monitoring is enabled 01 = Clock switching is enabled and clock monitoring is disabled 00 = Clock switching is disabled and clock monitoring is disabled | |
| On PIC32MX devices, the CF (OSCCON<3>) bit indicates a clock failure. Writing to this bit initiates a FSCM event. | On PIC32MZ EF devices, the CF (OSCCON<3>) bit has the same functionality as that of PIC32MX device; however, an additional CF(RNMICON<1>) bit is available to indicate a NMI event. Writing to this bit causes a NMI event, but not a FSCM event. | |
| On PIC32MX devices, the CLKLOCK (OSCCON<7>) bit is controlled by the FSCM. | On PIC32MZ EF devices, the CLKLOCK (OSCCON<7>) bit is not impacted by the FSCM. | |
| CLKLOCK (OSCCON<7>) | CLKLOCK (OSCCON<7>) | |
| If clock switching and monitoring is disabled (FCKSM<1:0> = 1x): | 1 = Clock and PLL selections are locked | |
| 1 = Clock and PLL selections are locked | 0 = Clock and PLL selections are not locked and may be modified | |
| 0 = Clock and PLL selections are not locked and may be modified | | |
| If clock switching and monitoring is enabled (FCKSM<1:0> = $0x$): Clock and PLL selections are never locked and may be modified. | | |

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

Table A-2 illustrates the difference in code setup of the respective parts for maximum speed using an external 24 MHz crystal.

TABLE A-2:CODE DIFFERENCES FOR MAXIMUM SPEED USING AN EXTERNAL 24 MHz
CRYSTAL

| PIC32MX5XX/6XX/7XX @ 80 Hz | PIC32MZ EF @ 200 MHz |
|--|--|
| <pre>#include <xc.h></xc.h></pre> | <pre>#include <xc.h></xc.h></pre> |
| #pragma config POSCMOD = HS | #pragma config POSCMOD = HS |
| #pragma config FNOSC = PRIPLL | <pre>#pragma config FNOSC = SPLL</pre> |
| | <pre>#pragma config FPLLICLK = PLL_POSC</pre> |
| <pre>#pragma config FPLLIDIV = DIV_6</pre> | <pre>#pragma config FPLLIDIV = DIV_3</pre> |
| | <pre>#pragma config FPLLRNG = RANGE_5_10_MHZ</pre> |
| <pre>#pragma config FPLLMUL = MUL_20</pre> | <pre>#pragma config FPLLMULT = MUL_50</pre> |
| <pre>#pragma config FPLLODIV = DIV_1</pre> | <pre>#pragma config FPLLODIV = DIV_2</pre> |
| | |
| <pre>#define SYSFREQ (8000000L)</pre> | <pre>#define SYSFREQ (20000000L)</pre> |

| PIC32MX5XX/6XX/7XX Feature | PIC32MZ EF Feature | |
|--|--|--|
| Flash Programming | | |
| | The op codes for programming the Flash memory have been changed to accommodate the new quad-word programming and dual-panel features. The row size has changed to 2 KB (512 IW) from 128 IW. The page size has changed to 16 KB (4K IW) from 4 KB (1K IW). Note that the NVMOP register is now protected, and requires the WREN bit be set to enable modification. | |
| NVMOP<3:0> (NVMCON<3:0>) | NVMOP<3:0> (NVMCON<3:0>) | |
| 1111 = Reserved | 1111 = Reserved | |
| | | |
| | | |
| 0111 = Reserved | 1000 = Reserved | |
| 0110 = No operation | 0111 = Program erase operation | |
| 0101 = Program Flash (PFM) erase operation | 0110 = Upper program Flash memory erase operation | |
| 0100 = Page erase operation | 0101 = Lower program Flash memory erase operation | |
| 0011 = Row program operation | 0100 = Page erase operation | |
| 0010 = No operation | 0011 = Row program operation | |
| 0001 = Word program operation | 0010 = Quad Word (128-bit) program operation | |
| 0000 = No operation | 0001 = Word program operation | |
| | 0000 = No operation | |
| PIC32MX devices feature a single NVMDATA register for word programming. | On PIC32MZ EF devices, to support quad word programming, the NVMDATA register has been expanded to four words. | |
| NVMDATA | NVMDATA x , where 'x' = 0 through 3 | |
| Flash Endurance and Retention | | |
| PIC32MX devices support Flash endurance and retention of up to 20K E/W cycles and 20 years. | On PIC32MZ EF devices, ECC must be enabled to support the same endurance and retention as PIC32MX devices. | |
| Configuration Words | | |
| On PIC32MX devices, Configuration Words can be programmed with Word or Row program operation. | On PIC32MZ EF devices, all Configuration Words must be programmed with Quad Word or Row Program operations. | |
| Configuration Words Reserved Bit | | |
| On PIC32MX devices, the DEVCFG0<15> bit is Reserved and must be programmed to '0'. | On PIC32MZ EF devices, this bit is DEVSIGN0<31> . | |

TABLE A-9: FLASH PROGRAMMING DIFFERENCES (CONTINUED)