




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | MIPS32® M-Class                                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 200MHz                                                                                                                                                                          |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG                                                                                                          |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                                    |
| Number of I/O              | 46                                                                                                                                                                              |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 128K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 24x12b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                                            |
| Supplier Device Package    | 64-QFN (9x9)                                                                                                                                                                    |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512eff064-i-mr">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512eff064-i-mr</a> |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

TABLE 5: PIN NAMES FOR 144-PIN DEVICES

| 144-PIN LQFP AND TQFP (TOP VIEW)                                                                                                     |                                | 144        |                            |
|--------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------|----------------------------|
| <b>PIC32MZ0512EF(E/F/K)144</b><br><b>PIC32MZ1024EF(G/H/M)144</b><br><b>PIC32MZ1024EF(E/F/K)144</b><br><b>PIC32MZ2048EF(G/H/M)144</b> |                                | 1          |                            |
| Pin Number                                                                                                                           | Full Pin Name                  | Pin Number | Full Pin Name              |
| 1                                                                                                                                    | AN23/RG15                      | 37         | PGEC2/AN46/RPB6/RB6        |
| 2                                                                                                                                    | EBIA5/AN34/PMA5/RA5            | 38         | PGED2/AN47/RPB7/RB7        |
| 3                                                                                                                                    | EBID5/AN17/RPE5/PMD5/RE5       | 39         | VREF-/CVREF-/AN27/RA9      |
| 4                                                                                                                                    | EBID6/AN16/PMD6/RE6            | 40         | VREF+/CVREF+/AN28/RA10     |
| 5                                                                                                                                    | EBID7/AN15/PMD7/RE7            | 41         | AVDD                       |
| 6                                                                                                                                    | EBIA6/AN22/RPC1/PMA6/RC1       | 42         | AVSS                       |
| 7                                                                                                                                    | AN35/ETXD0/RJ8                 | 43         | AN38/ETXD2/RH0             |
| 8                                                                                                                                    | AN36/ETXD1/RJ9                 | 44         | AN39/ETXD3/RH1             |
| 9                                                                                                                                    | EBIBS0/RJ12                    | 45         | EBIRP/RH2                  |
| 10                                                                                                                                   | EBIBS1/RJ10                    | 46         | RH3                        |
| 11                                                                                                                                   | EBIA12/AN21/RPC2/PMA12/RC2     | 47         | EBIA10/AN48/RPB8/PMA10/RB8 |
| 12                                                                                                                                   | EBIWE/AN20/RPC3/PMWR/RC3       | 48         | EBIA7/AN49/RPB9/PMA7/RB9   |
| 13                                                                                                                                   | EBIOE/AN19/RPC4/PMRD/RC4       | 49         | CVREFOUT/AN5/RPB10/RB10    |
| 14                                                                                                                                   | AN14/C1IND/RPG6/SCK2/RG6       | 50         | AN6/RB11                   |
| 15                                                                                                                                   | AN13/C1INC/RPG7/SDA4/RG7       | 51         | EBIA1/PMA1/RK1             |
| 16                                                                                                                                   | AN12/C2IND/RPG8/SCL4/RG8       | 52         | EBIA3/PMA3/RK2             |
| 17                                                                                                                                   | VSS                            | 53         | EBIA17/RK3                 |
| 18                                                                                                                                   | VDD                            | 54         | VSS                        |
| 19                                                                                                                                   | EBIA16/RK0                     | 55         | VDD                        |
| 20                                                                                                                                   | MCLR                           | 56         | TCK/AN29/RA1               |
| 21                                                                                                                                   | EBIA2/AN11/C2INC/RPG9/PMA2/RG9 | 57         | TDI/AN30/RPF13/SCK5/RF13   |
| 22                                                                                                                                   | TMS/AN24/RA0                   | 58         | TDO/AN31/RPF12/RF12        |
| 23                                                                                                                                   | AN25/RPE8/RE8                  | 59         | AN7/RB12                   |
| 24                                                                                                                                   | AN26/RPE9/RE9                  | 60         | AN8/RB13                   |
| 25                                                                                                                                   | AN45/C1INA/RPB5/RB5            | 61         | AN9/RPB14/SCK3/RB14        |
| 26                                                                                                                                   | AN4/C1INB/RB4                  | 62         | AN10/RPB15/OCFB/RB15       |
| 27                                                                                                                                   | AN37/ERXCLK/EREFCLK/RJ11       | 63         | VSS                        |
| 28                                                                                                                                   | EBIA13/PMA13/RJ13              | 64         | VDD                        |
| 29                                                                                                                                   | EBIA11/PMA11/RJ14              | 65         | AN40/ERXERR/RH4            |
| 30                                                                                                                                   | EBIA0/PMA0/RJ15                | 66         | AN41/ERXD1/RH5             |
| 31                                                                                                                                   | AN3/C2INA/RPB3/RB3             | 67         | AN42/ERXD2/RH6             |
| 32                                                                                                                                   | VSS                            | 68         | EBIA4/PMA4/RH7             |
| 33                                                                                                                                   | VDD                            | 69         | AN32/RPD14/RD14            |
| 34                                                                                                                                   | AN2/C2INB/RPB2/RB2             | 70         | AN33/RPD15/SCK6/RD15       |
| 35                                                                                                                                   | PGEC1/AN1/RPB1/RB1             | 71         | OSC1/CLKI/RC12             |
| 36                                                                                                                                   | PGED1/AN0/RPB0/RB0             | 72         | OSC2/CLKO/RC15             |

- Note** 1: The RPN pins can be used by remappable peripherals. See Table 1 for the available peripherals and **Section 12.4 “Peripheral Pin Select (PPS)”** for restrictions.
- 2: Every I/O port pin (RAX-RKx) can be used as a change notification pin (CNAx-CNKx). See **Section 12.0 “I/O Ports”** for more information.
- 3: Shaded pins are 5V tolerant.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 3-7: FCCR: FLOATING POINT CONDITION CODES REGISTER; CP1 REGISTER 25

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | FCC<7:0>       |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7-0 **FCC<7:0>:** Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

**TABLE 4-10: SYSTEM BUS TARGET 2 REGISTER MAP**

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |           |       |      |             |           |      |      |      |          |        |            | All<br>Resets |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-----------|-------|------|-------------|-----------|------|------|------|----------|--------|------------|---------------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11     | 26/10 | 25/9 | 24/8        | 23/7      | 22/6 | 21/5 | 20/4 | 19/3     | 18/2   | 17/1       |               | 16/0 |
| 8820                        | SBT2ELOG1        | 31:16     | MULTI       | —     | —     | —     | CODE<3:0> |       |      |             | —         | —    | —    | —    | —        | —      | —          | —             | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       |           |       |      | REGION<3:0> |           |      |      | —    | CMD<2:0> |        |            | 0000          |      |
| 8824                        | SBT2ELOG2        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | GROUP<1:0> |               | 0000 |
| 8828                        | SBT2ECON         | 31:16     | —           | —     | —     | —     | —         | —     | —    | ERRP        | —         | —    | —    | —    | —        | —      | —          | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | 0000 |
| 8830                        | SBT2ECLRS        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | CLEAR         | 0000 |
| 8838                        | SBT2ECLRM        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | CLEAR         | 0000 |
| 8840                        | SBT2REG0         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |        |            | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      | —        | —      | —          | xxxx          |      |
| 8850                        | SBT2RD0          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2 | GROUP1     | GROUP0        | xxxx |
| 8858                        | SBT2WR0          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2 | GROUP1     | GROUP0        | xxxx |
| 8860                        | SBT2REG1         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |        |            | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      | —        | —      | —          | xxxx          |      |
| 8870                        | SBT2RD1          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2 | GROUP1     | GROUP0        | xxxx |
| 8878                        | SBT2WR1          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2 | GROUP1     | GROUP0        | xxxx |
| 8880                        | SBT2REG2         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |        |            | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      | —        | —      | —          | xxxx          |      |
| 8890                        | SBT2RD2          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2 | GROUP1     | GROUP0        | xxxx |
| 8898                        | SBT2WR2          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —      | —          | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2 | GROUP1     | GROUP0        | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

**TABLE 7-2: INTERRUPT IRQ, VECTOR, AND BIT LOCATION (CONTINUED)**

| Interrupt Source <sup>(1)</sup>         | XC32 Vector Name   | IRQ # | Vector #     | Interrupt Bit Location |          |              |              | Persistent Interrupt |
|-----------------------------------------|--------------------|-------|--------------|------------------------|----------|--------------|--------------|----------------------|
|                                         |                    |       |              | Flag                   | Enable   | Priority     | Sub-priority |                      |
| DMA Channel 0                           | DMA0_VECTOR        | 134   | OFF134<17:1> | IFS4<6>                | IEC4<6>  | IPC33<20:18> | IPC33<17:16> | No                   |
| DMA Channel 1                           | DMA1_VECTOR        | 135   | OFF135<17:1> | IFS4<7>                | IEC4<7>  | IPC33<28:26> | IPC33<25:24> | No                   |
| DMA Channel 2                           | DMA2_VECTOR        | 136   | OFF136<17:1> | IFS4<8>                | IEC4<8>  | IPC34<4:2>   | IPC34<1:0>   | No                   |
| DMA Channel 3                           | DMA3_VECTOR        | 137   | OFF137<17:1> | IFS4<9>                | IEC4<9>  | IPC34<12:10> | IPC34<9:8>   | No                   |
| DMA Channel 4                           | DMA4_VECTOR        | 138   | OFF138<17:1> | IFS4<10>               | IEC4<10> | IPC34<20:18> | IPC34<17:16> | No                   |
| DMA Channel 5                           | DMA5_VECTOR        | 139   | OFF139<17:1> | IFS4<11>               | IEC4<11> | IPC34<28:26> | IPC34<25:24> | No                   |
| DMA Channel 6                           | DMA6_VECTOR        | 140   | OFF140<17:1> | IFS4<12>               | IEC4<12> | IPC35<4:2>   | IPC35<1:0>   | No                   |
| DMA Channel 7                           | DMA7_VECTOR        | 141   | OFF141<17:1> | IFS4<13>               | IEC4<13> | IPC35<12:10> | IPC35<9:8>   | No                   |
| SPI2 Fault                              | SPI2_FAULT_VECTOR  | 142   | OFF142<17:1> | IFS4<14>               | IEC4<14> | IPC35<20:18> | IPC35<17:16> | Yes                  |
| SPI2 Receive Done                       | SPI2_RX_VECTOR     | 143   | OFF143<17:1> | IFS4<15>               | IEC4<15> | IPC35<28:26> | IPC35<25:24> | Yes                  |
| SPI2 Transfer Done                      | SPI2_TX_VECTOR     | 144   | OFF144<17:1> | IFS4<16>               | IEC4<16> | IPC36<4:2>   | IPC36<1:0>   | Yes                  |
| UART2 Fault                             | UART2_FAULT_VECTOR | 145   | OFF145<17:1> | IFS4<17>               | IEC4<17> | IPC36<12:10> | IPC36<9:8>   | Yes                  |
| UART2 Receive Done                      | UART2_RX_VECTOR    | 146   | OFF146<17:1> | IFS4<18>               | IEC4<18> | IPC36<20:18> | IPC36<17:16> | Yes                  |
| UART2 Transfer Done                     | UART2_TX_VECTOR    | 147   | OFF147<17:1> | IFS4<19>               | IEC4<19> | IPC36<28:26> | IPC36<25:24> | Yes                  |
| I2C2 Bus Collision Event <sup>(2)</sup> | I2C2_BUS_VECTOR    | 148   | OFF148<17:1> | IFS4<20>               | IEC4<20> | IPC37<4:2>   | IPC37<1:0>   | Yes                  |
| I2C2 Slave Event <sup>(2)</sup>         | I2C2_SLAVE_VECTOR  | 149   | OFF149<17:1> | IFS4<21>               | IEC4<21> | IPC37<12:10> | IPC37<9:8>   | Yes                  |
| I2C2 Master Event <sup>(2)</sup>        | I2C2_MASTER_VECTOR | 150   | OFF150<17:1> | IFS4<22>               | IEC4<22> | IPC37<20:18> | IPC37<17:16> | Yes                  |
| Control Area Network 1                  | CAN1_VECTOR        | 151   | OFF151<17:1> | IFS4<23>               | IEC4<23> | IPC37<28:26> | IPC37<25:24> | Yes                  |
| Control Area Network 2                  | CAN2_VECTOR        | 152   | OFF152<17:1> | IFS4<24>               | IEC4<24> | IPC38<4:2>   | IPC38<1:0>   | Yes                  |
| Ethernet Interrupt                      | ETHERNET_VECTOR    | 153   | OFF153<17:1> | IFS4<25>               | IEC4<25> | IPC38<12:10> | IPC38<9:8>   | Yes                  |
| SPI3 Fault                              | SPI3_FAULT_VECTOR  | 154   | OFF154<17:1> | IFS4<26>               | IEC4<26> | IPC38<20:18> | IPC38<17:16> | Yes                  |
| SPI3 Receive Done                       | SPI3_RX_VECTOR     | 155   | OFF155<17:1> | IFS4<27>               | IEC4<27> | IPC38<28:26> | IPC38<25:24> | Yes                  |
| SPI3 Transfer Done                      | SPI3_TX_VECTOR     | 156   | OFF156<17:1> | IFS4<28>               | IEC4<28> | IPC39<4:2>   | IPC39<1:0>   | Yes                  |
| UART3 Fault                             | UART3_FAULT_VECTOR | 157   | OFF157<17:1> | IFS4<29>               | IEC4<29> | IPC39<12:10> | IPC39<9:8>   | Yes                  |
| UART3 Receive Done                      | UART3_RX_VECTOR    | 158   | OFF158<17:1> | IFS4<30>               | IEC4<30> | IPC39<20:18> | IPC39<17:16> | Yes                  |
| UART3 Transfer Done                     | UART3_TX_VECTOR    | 159   | OFF159<17:1> | IFS4<31>               | IEC4<31> | IPC39<28:26> | IPC39<25:24> | Yes                  |
| I2C3 Bus Collision Event                | I2C3_BUS_VECTOR    | 160   | OFF160<17:1> | IFS5<0>                | IEC5<0>  | IPC40<4:2>   | IPC40<1:0>   | Yes                  |
| I2C3 Slave Event                        | I2C3_SLAVE_VECTOR  | 161   | OFF161<17:1> | IFS5<1>                | IEC5<1>  | IPC40<12:10> | IPC40<9:8>   | Yes                  |

**Note 1:** Not all interrupt sources are available on all devices. See **TABLE 1: “PIC32MZ EF Family Features”** for the list of available peripherals.

**Note 2:** This interrupt source is not available on 64-pin devices.

**Note 3:** This interrupt source is not available on 100-pin devices.

**Note 4:** This interrupt source is not available on 124-pin devices.

## 10.1 DMA Control Registers

**TABLE 10-1: DMA GLOBAL REGISTER MAP**

| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits          |       |       |         |         |       |      |      |      |      |      |      |            |      |      | All Resets |
|-----------------------------|---------------------------------|-----------|---------------|-------|-------|---------|---------|-------|------|------|------|------|------|------|------------|------|------|------------|
|                             |                                 |           | 31/15         | 30/14 | 29/13 | 28/12   | 27/11   | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3       | 18/2 | 17/1 |            |
| 1000                        | DMACON                          | 31:16     | —             | —     | —     | —       | —       | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | 0000       |
|                             |                                 | 15:0      | ON            | —     | —     | SUSPEND | DMABUSY | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | 0000       |
| 1010                        | DMASTAT                         | 31:16     | RDWR          | —     | —     | —       | —       | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | 0000       |
|                             |                                 | 15:0      | —             | —     | —     | —       | —       | —     | —    | —    | —    | —    | —    | —    | DMACH<2:0> |      |      | 0000       |
| 1020                        | DMAADDR                         | 31:16     | DMAADDR<31:0> |       |       |         |         |       |      |      |      |      |      |      |            |      |      | 0000       |
|                             |                                 | 15:0      |               |       |       |         |         |       |      |      |      |      |      |      |            |      |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 10-2: DMA CRC REGISTER MAP**

| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits           |       |           |           |       |       |      |      |       |        |        |      |      |            |      |      | All Resets |
|-----------------------------|---------------------------------|-----------|----------------|-------|-----------|-----------|-------|-------|------|------|-------|--------|--------|------|------|------------|------|------|------------|
|                             |                                 |           | 31/15          | 30/14 | 29/13     | 28/12     | 27/11 | 26/10 | 25/9 | 24/8 | 23/7  | 22/6   | 21/5   | 20/4 | 19/3 | 18/2       | 17/1 | 16/0 |            |
| 1030                        | DCRCCON                         | 31:16     | —              | —     | BYTO<1:0> |           | WBO   | —     | —    | BITO | —     | —      | —      | —    | —    | —          | —    | 000  |            |
|                             |                                 | 15:0      | —              | —     | —         | PLEN<4:0> |       |       |      |      | CRCEN | CRCAPP | CRCTYP | —    | —    | CRCCH<2:0> |      | 000  |            |
| 1040                        | DCRCDATA                        | 31:16     | DCRCDATA<31:0> |       |           |           |       |       |      |      |       |        |        |      |      |            |      |      | 000        |
|                             |                                 | 15:0      |                |       |           |           |       |       |      |      |       |        |        |      |      |            |      |      | 000        |
| 1050                        | DCRCXOR                         | 31:16     | DCRCXOR<31:0>  |       |           |           |       |       |      |      |       |        |        |      |      |            |      |      | 000        |
|                             |                                 | 15:0      |                |       |           |           |       |       |      |      |       |        |        |      |      |            |      |      | 000        |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

## REGISTER 11-5: USBIE0CSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 0) (CONTINUED)

- bit 21 **SENDSTALL:** Send Stall Control bit (*Device mode*)  
1 = Terminate the current transaction and transmit a STALL handshake. This bit is automatically cleared.  
0 = Do not send STALL handshake.
- REQPKT:** IN transaction Request Control bit (*Host mode*)  
1 = Request an IN transaction. This bit is cleared when the RXPKT RDY bit is set.  
0 = Do not request an IN transaction
- bit 20 **SETUPEND:** Early Control Transaction End Status bit (*Device mode*)  
1 = A control transaction ended before the DATAEND bit has been set. An interrupt will be generated and the FIFO flushed at this time.  
0 = Normal operation  
This bit is cleared by writing a '1' to the SVCSETEND bit in this register.
- ERROR:** No Response Error Status bit (*Host mode*)  
1 = Three attempts have been made to perform a transaction with no response from the peripheral. An interrupt is generated.  
0 = Clear this flag. Software must write a '0' to this bit to clear it.
- bit 19 **DATAEND:** End of Data Control bit (*Device mode*)  
The software sets this bit when:
- Setting TXPKTRDY for the last data packet
  - Clearing RXPKT RDY after unloading the last data packet
  - Setting TXPKTRDY for a zero length data packet
- Hardware clears this bit.
- SETUPPKT:** Send a SETUP token Control bit (*Host mode*)  
1 = When set at the same time as the TXPKTRDY bit is set, the module sends a SETUP token instead of an OUT token for the transaction  
0 = Normal OUT token operation  
Setting this bit also clears the Data Toggle.
- bit 18 **SENTSTALL:** STALL sent status bit (*Device mode*)  
1 = STALL handshake has been transmitted  
0 = Software clear of bit
- RXSTALL:** STALL handshake received Status bit (*Host mode*)  
1 = STALL handshake was received  
0 = Software clear of bit
- bit 17 **TXPKTRDY:** TX Packet Ready Control bit  
1 = Data packet has been loaded into the FIFO. It is cleared automatically.  
0 = No data packet is ready for transmit
- bit 16 **RXPKT RDY:** RX Packet Ready Status bit  
1 = Data packet has been received. Interrupt is generated (when enabled) when this bit is set.  
0 = No data packet has been received  
This bit is cleared by setting the SVCRPR bit.
- bit 15-0 **Unimplemented:** Read as '0'

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 12-3: OUTPUT PIN SELECTION (CONTINUED)**

| RPN Port Pin         | RPnR SFR              | RPnR bits                  | RPnR Value to Peripheral Selection                                                                                                                                                                                                                                                             |
|----------------------|-----------------------|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RPD1                 | RPD1R                 | RPD1R<3:0>                 | 0000 = No Connect<br>0001 = U1RTS<br>0010 = U2TX<br>0011 = U5RTS<br>0100 = U6TX<br>0101 = Reserved<br>0110 = SS2<br>0111 = Reserved<br>1000 = SDO4<br>1001 = Reserved<br>1010 = SDO6 <sup>(1)</sup><br>1011 = OC2<br>1100 = OC1<br>1101 = OC9<br>1110 = Reserved<br>1111 = C2TX <sup>(3)</sup> |
| RPG9                 | RPG9R                 | RPG9R<3:0>                 |                                                                                                                                                                                                                                                                                                |
| RPB14                | RPB14R                | RPB14R<3:0>                |                                                                                                                                                                                                                                                                                                |
| RPD0                 | RPD0R                 | RPD0R<3:0>                 |                                                                                                                                                                                                                                                                                                |
| RPB6                 | RPB6R                 | RPB6R<3:0>                 |                                                                                                                                                                                                                                                                                                |
| RPD5                 | RPD5R                 | RPD5R<3:0>                 |                                                                                                                                                                                                                                                                                                |
| RPB2                 | RPB2R                 | RPB2R<3:0>                 |                                                                                                                                                                                                                                                                                                |
| RPF3                 | RPF3R                 | RPF3R<3:0>                 |                                                                                                                                                                                                                                                                                                |
| RPF13 <sup>(1)</sup> | RPF13R <sup>(1)</sup> | RPF13R<3:0> <sup>(1)</sup> |                                                                                                                                                                                                                                                                                                |
| RPC2 <sup>(1)</sup>  | RPC2R <sup>(1)</sup>  | RPC2R<3:0> <sup>(1)</sup>  |                                                                                                                                                                                                                                                                                                |
| RPE8 <sup>(1)</sup>  | RPE8R <sup>(1)</sup>  | RPE8R<3:0> <sup>(1)</sup>  |                                                                                                                                                                                                                                                                                                |
| RPF2 <sup>(1)</sup>  | RPF2R <sup>(1)</sup>  | RPF2R<3:0> <sup>(1)</sup>  |                                                                                                                                                                                                                                                                                                |

**Note 1:** This selection is not available on 64-pin devices.

**2:** This selection is not available on 64-pin or 100-pin devices.

**3:** This selection is not available on devices without a CAN module.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 12-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3   | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|------------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0              | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —                | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0              | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —                | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0              | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —                | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-0            | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —              | [pin name]R<3:0> |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0'

bit 3-0 **[pin name]R<3:0>:** Peripheral Pin Select Input bits

Where [pin name] refers to the pins that are used to configure peripheral input mapping. See Table 12-2 for input pin selection values.

**Note:** Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

**REGISTER 12-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —              | RPnR<3:0>      |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0'

bit 3-0 **RPnR<3:0>:** Peripheral Pin Select Output bits

See Table 12-3 for output pin selection values.

**Note:** Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 20-7: SQI1INTTHR: SQI INTERRUPT THRESHOLD REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | TXINTTHR<4:0>  |                |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | RXINTTHR<4:0>  |                |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **TXINTTHR<4:0>:** Transmit Interrupt Threshold bits

A transmit interrupt is set when the transmit FIFO has more space than the set number of bytes. For 16-bit mode, the value should be a multiple of 2.

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RXINTTHR<4:0>:** Receive Interrupt Threshold bits

A receive interrupt is set when the receive FIFO count is larger than or equal to the set number of bytes. For 16-bit mode, the value should be multiple of 2.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 28-11: ADCCSS2: ADC COMMON SCAN SELECT REGISTER 2**

| Bit Range | Bit<br>31/23/15/7    | Bit<br>30/22/14/6    | Bit<br>29/21/13/5    | Bit<br>28/20/12/4    | Bit<br>27/19/11/3    | Bit<br>26/18/10/2    | Bit<br>25/17/9/1     | Bit<br>24/16/8/0     |
|-----------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 31:24     | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  |
|           | —                    | —                    | —                    | —                    | —                    | —                    | —                    | —                    |
| 23:16     | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  |
|           | —                    | —                    | —                    | —                    | —                    | —                    | —                    | —                    |
| 15:8      | U-0                  | U-0                  | U-0                  | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                |
|           | —                    | —                    | —                    | CSS44                | CSS43                | CSS42 <sup>(2)</sup> | CSS41 <sup>(2)</sup> | CSS40 <sup>(2)</sup> |
| 7:0       | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                |
|           | CSS39 <sup>(2)</sup> | CSS38 <sup>(2)</sup> | CSS37 <sup>(2)</sup> | CSS36 <sup>(2)</sup> | CSS35 <sup>(2)</sup> | CSS34 <sup>(1)</sup> | CSS33 <sup>(1)</sup> | CSS32 <sup>(1)</sup> |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-13      **Unimplemented:** Read as '0'

bit 12-0      **CSS44:CSS32:** Analog Common Scan Select bits  
 Analog inputs 44 to 32 are always Class 3, as there are only 32 triggers available.  
 1 = Select ANx for input scan  
 0 = Skip ANx for input scan

**Note 1:** This bit is not available on 64-pin devices.  
**2:** This bit is not available on 64-pin and 100-pin devices.

**TABLE 29-2: CAN2 REGISTER SUMMARY FOR PIC32MZXXXECF AND PIC32MZXXXECH DEVICES**

| Virtual Address<br>(BF88_#) | Register Name <sup>(1)</sup> | Bit Range | Bits           |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | All Resets |
|-----------------------------|------------------------------|-----------|----------------|-------------|-------------|-------------|-------------|------------|----------|----------|--------------|-------------|----------|------------|-------------|-------------|------------|----------|------------|
|                             |                              |           | 31/15          | 30/14       | 29/13       | 28/12       | 27/11       | 26/10      | 25/9     | 24/8     | 23/7         | 22/6        | 21/5     | 20/4       | 19/3        | 18/2        | 17/1       | 16/0     |            |
| 1000                        | C2CON                        | 31:16     | —              | —           | —           | —           | ABAT        | REQOP<2:0> |          |          | OPMOD<2:0>   |             |          | CANCAP     | —           | —           | —          | —        | 0480       |
|                             |                              | 15:0      | ON             | —           | SIDLE       | —           | CANBUSY     | —          | —        | —        | —            | —           | —        | DNCNT<4:0> |             |             |            | 0000     |            |
| 1010                        | C2CFG                        | 31:16     | —              | —           | —           | —           | —           | —          | —        | —        | —            | WAKFIL      | —        | —          | —           | SEG2PH<2:0> |            |          | 0000       |
|                             |                              | 15:0      | SEG2PHTS       | SAM         | SEG1PH<2:0> |             |             | PRSEG<2:0> |          |          | SJW<1:0>     |             | BRP<5:0> |            |             |             |            | 0000     |            |
| 1020                        | C2INT                        | 31:16     | IVRIE          | WAKIE       | CERRIE      | SERRIE      | RBOVIE      | —          | —        | —        | —            | —           | —        | —          | MODIE       | CTMRIE      | RBIE       | TBIE     | 0000       |
|                             |                              | 15:0      | IVRIF          | WAKIF       | CERRIF      | SERRIF      | RBOVIF      | —          | —        | —        | —            | —           | —        | —          | MODIF       | CTMRIF      | RBIF       | TBIF     | 0000       |
| 1030                        | C2VEC                        | 31:16     | —              | —           | —           | —           | —           | —          | —        | —        | —            | —           | —        | —          | —           | —           | —          | —        | 0000       |
|                             |                              | 15:0      | —              | —           | —           | FILHIT<4:0> |             |            |          |          | —            | ICODE<6:0>  |          |            |             |             |            | 0040     |            |
| 1040                        | C2TREC                       | 31:16     | —              | —           | —           | —           | —           | —          | —        | —        | —            | —           | TXBO     | TXBP       | RXBP        | TXWARN      | RXWARN     | EWARN    | 0000       |
|                             |                              | 15:0      | TERRCNT<7:0>   |             |             |             |             |            |          |          | RERRCNT<7:0> |             |          |            |             |             |            |          | 0000       |
| 1050                        | C2FSTAT                      | 31:16     | FIFOIP31       | FIFOIP30    | FIFOIP29    | FIFOIP28    | FIFOIP27    | FIFOIP26   | FIFOIP25 | FIFOIP24 | FIFOIP23     | FIFOIP22    | FIFOIP21 | FIFOIP20   | FIFOIP19    | FIFOIP18    | FIFOIP17   | FIFOIP16 | 0000       |
|                             |                              | 15:0      | FIFOIP15       | FIFOIP14    | FIFOIP13    | FIFOIP12    | FIFOIP11    | FIFOIP10   | FIFOIP9  | FIFOIP8  | FIFOIP7      | FIFOIP6     | FIFOIP5  | FIFOIP4    | FIFOIP3     | FIFOIP2     | FIFOIP1    | FIFOIP0  | 0000       |
| 1060                        | C2RXOVF                      | 31:16     | RXOVF31        | RXOVF30     | RXOVF29     | RXOVF28     | RXOVF27     | RXOVF26    | RXOVF25  | RXOVF24  | RXOVF23      | RXOVF22     | RXOVF21  | RXOVF20    | RXOVF19     | RXOVF18     | RXOVF17    | RXOVF16  | 0000       |
|                             |                              | 15:0      | RXOVF15        | RXOVF14     | RXOVF13     | RXOVF12     | RXOVF11     | RXOVF10    | RXOVF9   | RXOVF8   | RXOVF7       | RXOVF6      | RXOVF5   | RXOVF4     | RXOVF3      | RXOVF2      | RXOVF1     | RXOVF0   | 0000       |
| 1070                        | C2TMR                        | 31:16     | CANTS<15:0>    |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | 0000       |
|                             |                              | 15:0      | CANTSPRE<15:0> |             |             |             |             |            |          |          |              |             |          |            |             |             |            | 0000     |            |
| 1080                        | C2RXM0                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 10A0                        | C2RXM1                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 10B0                        | C2RXM2                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 10B0                        | C2RXM3                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 1010                        | C2FLTCON0                    | 31:16     | FLTEN3         | MSEL3<1:0>  |             |             | FSEL3<4:0>  |            |          |          | FLTEN2       | MSEL2<1:0>  |          |            | FSEL2<4:0>  |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN1         | MSEL1<1:0>  |             |             | FSEL1<4:0>  |            |          |          | FLTEN0       | MSEL0<1:0>  |          |            | FSEL0<4:0>  |             |            |          | 0000       |
| 10D0                        | C2FLTCON1                    | 31:16     | FLTEN7         | MSEL7<1:0>  |             |             | FSEL7<4:0>  |            |          |          | FLTEN6       | MSEL6<1:0>  |          |            | FSEL6<4:0>  |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN5         | MSEL5<1:0>  |             |             | FSEL5<4:0>  |            |          |          | FLTEN4       | MSEL4<1:0>  |          |            | FSEL4<4:0>  |             |            |          | 0000       |
| 10E0                        | C2FLTCON2                    | 31:16     | FLTEN11        | MSEL11<1:0> |             |             | FSEL11<4:0> |            |          |          | FLTEN10      | MSEL10<1:0> |          |            | FSEL10<4:0> |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN9         | MSEL9<1:0>  |             |             | FSEL9<4:0>  |            |          |          | FLTEN8       | MSEL8<1:0>  |          |            | FSEL8<4:0>  |             |            |          | 0000       |
| 10F0                        | C2FLTCON3                    | 31:16     | FLTEN15        | MSEL15<1:0> |             |             | FSEL15<4:0> |            |          |          | FLTEN14      | MSEL14<1:0> |          |            | FSEL14<4:0> |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN13        | MSEL13<1:0> |             |             | FSEL13<4:0> |            |          |          | FLTEN12      | MSEL12<1:0> |          |            | FSEL12<4:0> |             |            |          | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 29-9: CîRXMN: CAN ACCEPTANCE FILTER MASK ‘n’ REGISTER (‘n’ = 0-3)**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | SID<10:3>      |                |                |                |                |                |               |               |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | U-0            | R/W-0          | U-0            | R/W-0         | R/W-0         |
|           | SID<2:0>       |                |                | —              | MIDE           | —              | EID<17:16>    |               |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | EID<15:8>      |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | EID<7:0>       |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as ‘0’  
-n = Value at POR      ‘1’ = Bit is set      ‘0’ = Bit is cleared      x = Bit is unknown

bit 31-21 **SID<10:0>**: Standard Identifier bits

- 1 = Include bit, SIDx, in filter comparison
- 0 = Bit SIDx is ‘don’t care’ in filter operation

bit 20 **Unimplemented**: Read as ‘0’

bit 19 **MIDE**: Identifier Receive Mode bit

- 1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
- 0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 **Unimplemented**: Read as ‘0’

bit 17-0 **EID<17:0>**: Extended Identifier bits

- 1 = Include bit, EIDx, in filter comparison
- 0 = Bit EIDx is ‘don’t care’ in filter operation

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CICON<23:21>) = 100).

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —              | LINKFAIL       | NOTVALID       | SCAN          | MIIMBUSY      |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0'

bit 3 **LINKFAIL:** Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 **NOTVALID:** MII Management Read Data Not Valid bit

When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

bit 1 **SCAN:** MII Management Scanning bit

When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

bit 0 **MIIMBUSY:** MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

### 31.1 Comparator Control Registers

**TABLE 31-1: COMPARATOR REGISTER MAP**

| Virtual Address<br>(BF84_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits  |       |       |       |       |       |      |      |            |      |      |      |      |      |          |       | All Resets |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------------|------|------|------|------|------|----------|-------|------------|
|                             |                                 |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7       | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1     | 16/0  |            |
| C000                        | CM1CON                          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —          | —    | —    | —    | —    | —    | —        | —     | 0000       |
|                             |                                 | 15:0      | ON    | COE   | CPOL  | —     | —     | —     | —    | COUT | EVPOL<1:0> | —    | —    | CREF | —    | —    | CCH<1:0> | —     | 00C3       |
| C010                        | CM2CON                          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —          | —    | —    | —    | —    | —    | —        | —     | 0000       |
|                             |                                 | 15:0      | ON    | COE   | CPOL  | —     | —     | —     | —    | COUT | EVPOL<1:0> | —    | —    | CREF | —    | —    | CCH<1:0> | —     | 00C3       |
| C060                        | CMSTAT                          | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —          | —    | —    | —    | —    | —    | —        | —     | 0000       |
|                             |                                 | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —          | —    | —    | —    | —    | —    | C2OUT    | C1OUT | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.


**TABLE 34-2: ADEVCFG: ALTERNATE DEVICE CONFIGURATION WORD SUMMARY**

| Virtual Address<br>(BFC0_#) | Register<br>Name | Bit Range | Bits         |               |         |          |         |          |                |       |         |               |              |               |               |               |               |      | All Resets |
|-----------------------------|------------------|-----------|--------------|---------------|---------|----------|---------|----------|----------------|-------|---------|---------------|--------------|---------------|---------------|---------------|---------------|------|------------|
|                             |                  |           | 31/15        | 30/14         | 29/13   | 28/12    | 27/11   | 26/10    | 25/9           | 24/8  | 23/7    | 22/6          | 21/5         | 20/4          | 19/3          | 18/2          | 17/1          | 16/0 |            |
| FF40                        | ADEVCFG3         | 31:16     | —            | FUSBIDIO      | IOL1WAY | PMDL1WAY | PGL1WAY | —        | FETHIO         | FMIEN | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | USERID<15:0> |               |         |          |         |          |                |       |         |               |              |               |               |               |               |      | xxxx       |
| FF44                        | ADEVCFG2         | 31:16     | —            | UPLLFSEL      | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | FPLLIDIV<2:0> |               |               | xxxx |            |
|                             |                  | 15:0      | —            | FPLLMULT<6:0> |         |          |         |          |                |       | FPLLICK | FPLL RNG<2:0> |              |               | —             | FPLLIDIV<2:0> |               | xxxx |            |
| FF48                        | ADEVCFG1         | 31:16     | FDMTEN       | DMTCNT<4:0>   |         |          |         |          | FWDTWINSZ<1:0> |       | FWDTEN  | WINDIS        | WDTSPGM      | WDTPS<4:0>    |               |               |               | xxxx |            |
|                             |                  | 15:0      | FCKSM<1:0>   |               | —       | —        | —       | OSCIOFNC | POSCMOD<1:0>   |       | IESO    | FSOSCEN       | DMTINTV<2:0> |               |               | FNOSC<2:0>    |               | xxxx |            |
| FF4C                        | ADEVCFG0         | 31:16     | —            | EJTAGBEN      | —       | —        | —       | —        | —              | —     | —       | —             | POSCBOOST    | POSCGAIN<1:0> |               | SOSCBOOST     | SOSCGAIN<1:0> |      | xxxx       |
|                             |                  | 15:0      | SMCLR        | DBGPER<2:0>   |         |          |         | FSLEEP   | FECCCON<1:0>   |       | —       | BOOTISA       | TRCEN        | ICESEL<1:0>   |               | JTAGEN        | DEBUG<1:0>    |      | xxxx       |
| FF50                        | ADEVCP3          | 31:16     | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF54                        | ADEVCP2          | 31:16     | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF58                        | ADEVCP1          | 31:16     | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF5C                        | ADEVCP0          | 31:16     | —            | —             | —       | CP       | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF60                        | ADEVSIGN3        | 31:16     | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF64                        | ADEVSIGN2        | 31:16     | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF68                        | ADEVSIGN1        | 31:16     | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
| FF6C                        | ADEVSIGN0        | 31:16     | 0            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |
|                             |                  | 15:0      | —            | —             | —       | —        | —       | —        | —              | —     | —       | —             | —            | —             | —             | —             | —             | xxxx |            |

**Legend:** x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**FIGURE 37-2: EXTERNAL CLOCK TIMING**



**TABLE 37-17: EXTERNAL CLOCK TIMING REQUIREMENTS**

| AC CHARACTERISTICS |               |                                                                                                        | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |                        |         |       |                                                    |
|--------------------|---------------|--------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------|-------|----------------------------------------------------|
| Param. No.         | Symbol        | Characteristics                                                                                        | Minimum                                                                                                                                                                 | Typical <sup>(1)</sup> | Maximum | Units | Conditions                                         |
| OS10               | Fosc          | External CLKI Frequency<br>(External clocks allowed only in EC and ECPLL modes)                        | DC                                                                                                                                                                      | —                      | 64      | MHz   | EC ( <b>Note 2,3</b> )                             |
| OS13               |               | Oscillator Crystal Frequency                                                                           | 4                                                                                                                                                                       | —                      | 32      | MHz   | HS ( <b>Note 2,3</b> )                             |
| OS15               |               |                                                                                                        | 32                                                                                                                                                                      | 32.768                 | 100     | kHz   | Sosc ( <b>Note 2</b> )                             |
| OS20               | Tosc          | Tosc = 1/Fosc                                                                                          | —                                                                                                                                                                       | —                      | —       | —     | See parameter OS10 for Fosc value                  |
| OS30               | TosL,<br>TosH | External Clock In (OSC1)<br>High or Low Time                                                           | 0.375 x Tosc                                                                                                                                                            | —                      | —       | ns    | EC ( <b>Note 2</b> )                               |
| OS31               | TosR,<br>TosF | External Clock In (OSC1)<br>Rise or Fall Time                                                          | —                                                                                                                                                                       | —                      | 7.5     | ns    | EC ( <b>Note 2</b> )                               |
| OS40               | TOST          | Oscillator Start-up Timer Period<br>(Only applies to HS, HSPLL,<br>and Sosc Clock Oscillator<br>modes) | —                                                                                                                                                                       | 1024                   | —       | Tosc  | ( <b>Note 2</b> )                                  |
| OS41               | TFSCM         | Primary Clock Fail Safe<br>Time-out Period                                                             | —                                                                                                                                                                       | 2                      | —       | ms    | ( <b>Note 2</b> )                                  |
| OS42               | GM            | External Oscillator<br>Transconductance                                                                | —                                                                                                                                                                       | 400                    | —       | μA/V  | VDD = 3.3V,<br>TA = +25°C, HS<br>( <b>Note 2</b> ) |

**Note 1:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated. Parameters are characterized but are not tested.

**2:** This parameter is characterized, but not tested in manufacturing.

**3:** See parameter OS50 for PLL input frequency limitations.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-38: ADC MODULE SPECIFICATIONS**

| AC CHARACTERISTICS                                           |           |                                            | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |                            |       |                                               |
|--------------------------------------------------------------|-----------|--------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------------------------|-------|-----------------------------------------------|
| Param. No.                                                   | Symbol    | Characteristics                            | Min.                                                                                                                                                                    | Typ. | Max.                       | Units | Conditions                                    |
| <b>Device Supply</b>                                         |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD01                                                         | AVDD      | Module VDD Supply                          | Greater of VDD – 0.3 or 2.1                                                                                                                                             | —    | Lesser of VDD + 0.3 or 3.6 | V     | —                                             |
| AD02                                                         | AVSS      | Module Vss Supply                          | VSS                                                                                                                                                                     | —    | VSS + 0.3                  | V     | —                                             |
| <b>Reference Inputs</b>                                      |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD05                                                         | VREFH     | Reference Voltage High                     | VREFL + 1.8                                                                                                                                                             | —    | AVDD                       | V     | (Note 1)                                      |
| AD06                                                         | VREFL     | Reference Voltage Low                      | AVSS                                                                                                                                                                    | —    | VREFH – 1.8                | V     | (Note 1)                                      |
| AD07                                                         | VREF      | Absolute Reference Voltage (VREFH – VREFL) | 1.8                                                                                                                                                                     | —    | AVDD                       | V     | (Note 2)                                      |
| AD08                                                         | IREF      | Current Drain                              | —                                                                                                                                                                       | 102  | —                          | μA    | Per ADCx ('x' = 0-4, 7)                       |
| <b>Analog Input</b>                                          |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD12                                                         | VINH-VINL | Full-Scale Input Span                      | VREFL                                                                                                                                                                   | —    | VREFH                      | V     | —                                             |
| AD13                                                         | VINL      | Absolute VINL Input Voltage                | AVSS                                                                                                                                                                    | —    | VREFL                      | V     | —                                             |
| AD14                                                         | VINH      | Absolute VINH Input Voltage                | AVSS                                                                                                                                                                    | —    | VREFH                      | V     | —                                             |
| <b>ADC Accuracy – Measurements with External VREF+/VREF-</b> |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD20c                                                        | Nr        | Resolution                                 | 6                                                                                                                                                                       | —    | 12                         | bits  | Selectable 6, 8, 10, 12 Resolution Ranges     |
| AD21c                                                        | INL       | Integral Nonlinearity                      | —                                                                                                                                                                       | ±3   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD22c                                                        | DNL       | Differential Nonlinearity                  | —                                                                                                                                                                       | ±1   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD23c                                                        | GERR      | Gain Error                                 | —                                                                                                                                                                       | ±8   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD24c                                                        | EOFF      | Offset Error                               | —                                                                                                                                                                       | ±2   | —                          | LSb   | VINL = AVSS = 0V, AVDD = 3.3V                 |
| <b>Dynamic Performance</b>                                   |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD31b                                                        | SINAD     | Signal to Noise and Distortion             | —                                                                                                                                                                       | 67   | —                          | dB    | Single-ended (Notes 2,3)                      |
| AD34b                                                        | ENOB      | Effective Number of bits                   | —                                                                                                                                                                       | 10.5 | —                          | bits  | (Notes 2,3)                                   |


**Note 1:** These parameters are not characterized or tested in manufacturing.

**2:** These parameters are characterized, but not tested in manufacturing.


**3:** Characterized with a 1 kHz sine wave.

**4:** The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

**FIGURE 37-28: EBI PAGE READ TIMING**



**FIGURE 37-29: EBI WRITE TIMING**



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## 38.1 DC Characteristics

**TABLE 38-1: OPERATING MIPS VS. VOLTAGE**

| Characteristic | VDD Range<br>(in Volts)<br>(Note 1) | Temp. Range<br>(in °C) | Max. Frequency     | Comment |
|----------------|-------------------------------------|------------------------|--------------------|---------|
|                |                                     |                        | PIC32MZ EF Devices |         |
| EDC5           | 2.1V-3.6V                           | -40°C to +125°C        | 180 MHz            | —       |

**Note 1:** Overall functional device operation at  $V_{BORMIN} < V_{DD} < V_{DDMIN}$  is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below  $V_{DDMIN}$ . Refer to parameter BO10 in Table 37-5 for BOR values.

**TABLE 38-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)**

| DC CHARACTERISTICS                           |                        |                        | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended |                    |
|----------------------------------------------|------------------------|------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|
| Parameter No.                                | Typical <sup>(3)</sup> | Maximum <sup>(6)</sup> | Units                                                                                                                                                                   | Conditions         |
| <b>Operating Current (IDD)<sup>(1)</sup></b> |                        |                        |                                                                                                                                                                         |                    |
| EDC20                                        | 8                      | 54                     | mA                                                                                                                                                                      | 4 MHz (Note 4,5)   |
| EDC21                                        | 10                     | 60                     | mA                                                                                                                                                                      | 10 MHz (Note 5)    |
| EDC22                                        | 32                     | 95                     | mA                                                                                                                                                                      | 60 MHz (Note 2,4)  |
| EDC23                                        | 40                     | 105                    | mA                                                                                                                                                                      | 80 MHz (Note 2,4)  |
| EDC25                                        | 61                     | 125                    | mA                                                                                                                                                                      | 130 MHz (Note 2,4) |
| EDC26                                        | 72                     | 140                    | mA                                                                                                                                                                      | 160 MHz (Note 2,4) |
| EDC28                                        | 81                     | 150                    | mA                                                                                                                                                                      | 180 MHz (Note 2,4) |

**Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

**2:** The test conditions for IDD measurements are as follows:

- Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled (USBMD = 1), VUSB3v3 is connected to VSS
- CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
- L1 Cache and Prefetch modules are enabled
- No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 ( $x \neq 1,7$ )
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to VSS
- MCLR = VDD
- CPU executing while(1) statement from Flash
- RTCC and JTAG are disabled

**3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.

**4:** This parameter is characterized, but not tested in manufacturing.

**5:** Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.

**6:** Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
= ISO/TS 16949 =**

### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, KeeLoq logo, Klear, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQL, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0765-2