

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512eff064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2.1 Basic Connection Requirements

Getting started with the PIC32MZ EF family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- MCLR pin (see 2.3 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **2.4** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pin(s) may be required as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of $0.1 \ \mu F$ (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

A block diagram of the PIC32MZ EF family processor core is shown in Figure 3-1.



FIGURE 3-1: PIC32MZ EF FAMILY MICROPROCESSOR CORE BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24				FCC<7:1>				FS
22.10	R/W-x	R/W-x	R/W-x	R-0	R-1	R-1	R/W-x	R/W-x
23:16	FCC<0>	FO	FN	MAC2008	ABS2008	NAN2008	CAUS	E<5:4>
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		CALISE	-2.0					
		CAUSE	<3.0>		V	Z	0	U
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0	ENABLES<0>			FLAGS<4:0>	DM			<1·0>
	I	V	Z	0	U	I		\$1.0/

REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-25 FCC<7:1>: Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

bit 24 **FS:** Flush to Zero control bit

1 = Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings.
 0 = Denormal input operands result in an Unimplemented Operation exception.

bit 23 FCC<0>: Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

- bit 22 **FO:** Flush Override Control bit
 - 1 = The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception.
 - 0 = Handling of Tiny Result values depends on setting of the FS bit.

bit 21 FN: Flush to Nearest Control bit

- 1 = Final result is rounded to either zero or 2E_min (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1.
 0 = Handling of Tiny Result values depends on setting of the FS bit.
- bit 20 MAC2008: Fused Multiply Add mode control bit
 - 0 = Unfused multiply-add. Intermediary multiplication results are rounded to the destination format.
- bit 19 ABS2008: Absolute value format control bit
 - 1 = ABS.fmt and NEG.fmt instructions compliant with IEEE Standard 754-2008. The ABS and NEG functions accept QNAN inputs without trapping.
- bit 18 NAN2008: NaN Encoding control bit
 - 1 = Quiet and signaling NaN encodings recommended by the IEEE Standard 754-2008. A quiet NaN is encoded with the first bit of the fraction being 1 and a signaling NaN is encoded with the first bit of the fraction being 0.

bit 17-12 CAUSE<5:0>: FPU Exception Cause bits

These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.

bit 17 E: Unimplemented Operation bit

FIGURE 4-2: MEMORY MAP FOR DEVICES WITH 1024 KB OF PROGRAM MEMORY AND 256 KB OF RAM^(1,2)



Reset Control Registers 6.1

TABLE 6-1: RESETS REGISTER MAP

sse										Bits									
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1240	PCON	31:16	_	-	—	—	BCFGERR	BCFGFAIL	-	_	—	—	—	—	—	—	—	—	0x00
1240	RCON	15:0	—	_	—	—	_	-	CMR	—	EXTR	SWR	DMTO	WDTO	SLEEP	IDLE	BOR	POR	0003
1250	DOWDOT	31:16	—	_	—	—	_	-	_	—	-	—		-	-	_	-	—	0000
1250	ROWROI	15:0	—	—	—	—	—	-	—	_	_	—	-	_	_	_	_	SWRST	0000
1260		31:16	—	_	—	—	_	-	DMTO	WDTO	SWNMI	—		-	GNMI	_	CF	WDTS	0000
1200	RINIVICON	15:0								NMICNT<	15:0>								0000
1270		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1270 I	FWRCON	15:0		_	_	_	_	_	_	_	—	—	_		_		_	VREGS	0000

Legend: Note 1:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ress ()	N -	Ð								Bi	its								Ś
Virtual Add (BF81_#	Registe Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0650	055407(7)	31:16	_	_	—	—	—	—	_	—	_	_	—	_	_	_	VOFF<	17:16>	0000
06EC	OFF107	15:0								VOFF<15:1>									0000
06F4		31:16	_	_	—	—	—	—	—	—	_	_	—	—	—	_	VOFF<	17:16>	0000
001 4	011103	15:0								VOFF<15:1>								—	0000
06F8	OFF110	31:16	_	—	—	—	—	—	—	—	—	_	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1>								_	0000
06FC	OFF111	31:16	_	—	—	—	_	—	—	_	_	_	_			—	VOFF<	17:16>	0000
		15:0								VOFF<15:1>									0000
0700	OFF112	31:16	—	—	—	—	—	—	—		—	—	—	_	—	—	VOFF<	17:16>	0000
		15:0			1	1	r	r	i	VOFF<15:1>		i	r		r		VOFF	_	0000
0704	OFF113	31:16	_	_	—	—	_	_	—		_	_	_	—	_	_	VOFF<	17:16>	0000
		15:0								VUFF<15:1>									0000
0708	OFF114	15.0		_	_			_	_	VOFE<15:1>							VOITS		0000
		31.16	_	_	_	_	_	_			_		_		_	_	VOFE	17.16>	0000
070C	OFF115	15:0								VOFF<15:1>							10113	_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	VOFF<	17:16>	0000
0710	OFF116	15:0								VOFF<15:1>								_	0000
	0	31:16	_	_	_	_	_	_	_	_	_	_	—	_	—	_	VOFF<	17:16>	0000
0714	OFF117	15:0								VOFF<15:1>								_	0000
0710	00000(2)	31:16	_	_	_	_	—	—	_	-	—	_	_	_	—	_	VOFF<	17:16>	0000
0718		15:0								VOFF<15:1>								_	0000
0710		31:16	_	-	—	—	—	—	—	—	1	—	—	_	—	_	VOFF<	17:16>	0000
0/10	011113	15:0								VOFF<15:1>								_	0000
0720	OFF120	31:16	—	—	—	—		—	—	_	_		—	—		—	VOFF<	17:16>	0000
0720	011120	15:0								VOFF<15:1>								—	0000
0724	OFF121	31:16	_	—	-	—	—	—	—	-	—	—	—	_	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1>								—	0000
0728	OFF122	31:16	—	—	—	—	—	—	—		—	—	—	—	—	—	VOFF<	17:16>	0000
	-	15:0								VOFF<15:1>	•							—	0000

x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

3: This bit or register is not available on devices without a CAN module.

4: This bit or register is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0	U-0
31.24	—	—	—	—	PFMDED	PFMSEC		—
23.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—		—
15.9	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	—	—	—	—		—
7:0	R/W-0, HS	R/W-0, HS	R/W-0, HS					
7.0				PFMSEC	CNT<7:0>			

REGISTER 9-2: PRESTAT: PREFETCH MODULE STATUS REGISTER

Legend:		HS = Hardware Set	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 Unimplemented: Read as '0'

- bit 27 **PFMDED:** Flash Double-bit Error Detected (DED) Status bit
 This bit is set in hardware and can only be cleared (i.e., set to '0') in software.
 1 = A DED error has occurred
 - 0 = A DED error has not occurred
- bit 26 **PFMSEC:** Flash Single-bit Error Corrected (SEC) Status bit 1 = A SEC error occurred when PFMSECCNT<7:0> was equal to zero 0 = A SEC error has not occurred
- bit 25-8 Unimplemented: Read as '0'
- bit 7-0 **PFMSECCNT<7:0>:** Flash SEC Count bits 11111111 - 00000000 = SEC count

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	CHSSA<31:24>										
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CHSSA<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CHSSA<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	CHSSA<7:0>										

REGISTER 10-10: DCHxSSA: DMA CHANNEL x SOURCE START ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits Channel source start address. Note: This must be the physical address of the source.

Γ.

REGISTER 10-11: DCHxDSA: DMA CHANNEL x DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	CHDSA<31:24>											
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	CHDSA<23:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	CHDSA<15:8>											
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				CHDSA	<7:0>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits Channel destination start address.

Note: This must be the physical address of the destination.

	. V		0)					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0	U-0	U-0	R/W-0	R/W-0, HC	R/W-0	R/W-0, HC
31:24					—		—	
	_	_	—	_	DISPING	DTWREN	DATATGGL	FLOHFIFU
	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/C-0, HS	R/W-0, HS	R-0, HS	R-0	R-0
23:16	SVCSETEND	SVCRPR	SENDSTALL	SETUPEND	DATAEND	SENTSTALL	עספדאסעד	
	NAKTMOUT	STATPKT	REQPKT	ERROR	SETUPPKT	RXSTALL	IAFRIKUT	NAFRINDI
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	_		—	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7.0	—	_		_	—	—	—	—

REGISTER 11-5: USBIE0CSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 0)

Legend:	HC = Hardware Cleared	HS = Hardware Set	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 Unimplemented: Read as '0'

- bit 27 DISPING: Disable Ping tokens control bit (*Host mode*)

 1 = USB Module will not issue PING tokens in data and status phases of a Hi-Speed Control transfer
 0 = Ping tokens are issued

 bit 26 DTWREN: Data Toggle Write Enable bit (*Host mode*)

 1 = Enable the current state of the Endpoint 0 data toggle to be written. Automatically cleared.
 0 = Disable data toggle write
- bit 25 **DATATGGL:** Data Toggle bit (*Host mode*)

When read, this bit indicates the current state of the Endpoint 0 data toggle.

If DTWREN = 1, this bit is writable with the desired setting.

If DTWREN = 0, this bit is read-only.

- bit 24 FLSHFIFO: Flush FIFO Control bit
 - 1 = Flush the next packet to be transmitted/read from the Endpoint 0 FIFO. The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit is cleared. Automatically cleared when the operation completes. Should only be used when TXPKTRDY/RXPKTRDY = 1.
 - 0 = No Flush operation
- bit 23 SVCSETEND: Clear SETUPEND Control bit (Device mode)
 - 1 = Clear the SETUPEND bit in this register. This bit is automatically cleared.
 - 0 = Do not clear

NAKTMOUT: NAK Time-out Control bit (Host mode)

- 1 = Endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the NAKLIM<4:0> bits (USBICSR<28:24>)
- 0 = Allow the endpoint to continue
- bit 22 SVCRPR: Serviced RXPKTRDY Clear Control bit (Device mode)
 - 1 = Clear the RXPKTRDY bit in this register. This bit is automatically cleared.
 - 0 = Do not clear

STATPKT: Status Stage Transaction Control bit (*Host mode*)

- 1 = When set at the same time as the TXPKTRDY or REQPKT bit is set, performs a status stage transaction
- 0 = Do not perform a status stage transaction

TABLE 12-19: PORTJ REGISTER MAP FOR 124-PIN DEVICES ONLY

ess										Bits									
Virtual Addr (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	ANSEL.	31:16	_	_	-	-	—	_	—	_		_		—	_	—	—	—	0000
0000		15:0	_	_	_	_	ANSJ11	—	ANSJ9	ANSJ8	—	-	—	—	_	—	—		0B00
0810	TRISJ	31:16	—	—	_	—	—	_	—		—	—	_	—	_	-	—	—	0000
		15:0	_	_	_	_	TRISJ11	_	TRISJ9	TRISJ8				TRISJ4	_	TRISJ2	TRISJ1	TRISJ0	0B17
0820	PORTJ	31:16	_	_	_	_	_	_	—	_				—	_	—	—		0000
		15:0	_	_	_	_	RJ11	—	RJ9	RJ8	—	—	_	RJ4	_	RJ2	RJ1	RJ0	xxxx
0830	LATJ	31:16	_	_	_	_	—	_			_	_	_	—	_	—	—		0000
		15:0	_	_	_	_	LATJ11	_	LATJ9	LATJ8	_	_	_	LATJ4	_	LATJ2	LATJ1	LATJ0	xxxx
0840	ODCJ	31:16	_	_	_	_	-	_	-	-	_	_		-	_	-	-	-	0000
		15:0					ODCJ11		ODC19	ODC18				ODCJ4		ODCJ2	ODCJ1	ODCJ0	0000
0850	CNPUJ	31:16					-	_	-			_				-		-	0000
		15:0	_	_	_	_	CNPUJ11	_	CNPUJ9	CNPUJ8	_	_	_	CNPUJ4	_	CNPUJ2	CNPUJ1	CNPUJU	0000
0860	CNPDJ	31:16	_	_	_	_		_			_	_	_		_				0000
		15:0	_	_	_	_	CNPDJ11	_	CNPDJ9	CNPDJ8		_		CNPDJ4	_	CNPDJ2	CNPDJ1	CNPDJ0	0000
0870		31:10	_				-			_		-							0000
0070	CINCONS	15:0	ON	—	—	—	DETECT	—	—	—	—	—	—	—	—	—	—	-	0000
0000		31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
0880	CINEINJ	15:0					CNENJ11		CNENJ9	CNENJ8				CNENJ4		CNENJ2	CNENJ1	CNENJ0	0000
		31:16	-	-	-	-	—	—	—	-	—		-	—	—	—	—	_	0000
0890	CNSTATJ	15:0	_	_	_	_	CN STATJ11	_	CN STATJ9	CN STATJ8	_	_	_	CN STATJ4	_	CN STATJ2	CN STATJ1	CN STATJ0	0000
0040		31:16	—	_	—	—	—	_	—	—	—	—	_	—	_	—	—	—	0000
08A0	CININEJ	15:0	—	_	—	—	CNNEJ11	_	CNNEJ9	CNNEJ8	—	—	_	CNNEJ4	_	CNNEJ2	CNNEJ1	CNNEJ0	0000
		31:16	—	_	—	—	—	_	—	—	—	—	_	—	_	—	—	—	0000
0880	CINEJ	15:0	_	_	_	_	CNFJ11	_	CNFJ9	CNFJ8	_	_	_	CNFJ4		CNFJ2	CNFJ1	CNFJ0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	R-0 R-0		R-0	R-0	R-0			
31:24	—	—	—		RXBUFELM<4:0>						
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
23:16	—	—	—	TXBUFELM<4:0>							
45.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0			
15:8	—	—	—	FRMERR	SPIBUSY	—	—	SPITUR			
7:0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0			
	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF			

REGISTER 19-3: SPIxSTAT: SPI STATUS REGISTER

Legend:	C = Clearable bit	HS = Set in hardware				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	nimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 Unimplemented: Read as '0'
- bit 12 FRMERR: SPI Frame Error status bit
 - 1 = Frame error is detected
 - 0 = No Frame error is detected
 - This bit is only valid when FRMEN = 1.
- bit 11 SPIBUSY: SPI Activity Status bit
 - 1 = SPI peripheral is currently busy with some transactions
 - 0 = SPI peripheral is currently idle
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPITUR: Transmit Under Run bit
 - 1 = Transmit buffer has encountered an underrun condition
 - 0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

- bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)
 - 1 = When SPI module shift register is empty
 - 0 = When SPI module shift register is not empty
- bit 6 **SPIROV:** Receive Overflow Flag bit
 - 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
 - 0 = No overflow has occurred

This bit is set in hardware; can only be cleared (= 0) in software.

- bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)
 - 1 = RX FIFO is empty (CRPTR = SWPTR)
 - 0 = RX FIFO is not empty (CRPTR \neq SWPTR)
- bit 4 Unimplemented: Read as '0'

FIGURE 26-7: FORMAT OF BD_UPDPTR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31-24		BD_UPDADDR<31:24>							
23-16		BD_UPDADDR<23:16>							
15-8		BD_UPDADDR<15:8>							
7-0		BD_UPDADDR<7:0>							

bit 31-0 BD_UPDADDR: UPD Address Location

The update address has the location where the CRDMA results are posted. The updated results are the ICV values, key output values as needed.

FIGURE 26-8: FORMAT OF BD_MSG_LEN

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31-24		MSG_LENGTH<31:24>							
23-16		MSG_LENGTH<23:16>							
15-8		MSG_LENGTH<15:8>							
7-0		MSG_LENGTH<7:0>							

bit 31-0 MSG_LENGTH: Total Message Length

Total message length for the hash and HMAC algorithms in bytes. Total number of crypto bytes in case of GCM algorithm (LEN-C).

FIGURE 26-9: FORMAT OF BD_ENC_OFF

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31-24		ENCR_OFFSET<31:24>							
23-16		ENCR_OFFSET<23:16>							
15-8		ENCR_OFFSET<15:8>							
7-0		ENCR_OFFSET<7:0>							

bit 31-0 ENCR_OFFSET: Encryption Offset

Encryption offset for the multi-task test cases (both encryption and authentication). The number of AAD bytes in the case of GCM algorithm (LEN-A).

REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)

- bit 18 **DIGEN2:** ADC2 Digital Enable bit 1 = ADC2 is digital enabled
 - 0 = ADC2 is digital disabled
- bit 17 DIGEN1: ADC1 Digital Enable bit
 - 1 = ADC1 is digital enabled
 - 0 = ADC1 is digital disabled
- bit 16 **DIGEN0:** ADC0 Digital Enable bit 1 = ADC0 is digital enabled 0 = ADC0 is digital disabled
- bit 15-13 VREFSEL<2:0>: Voltage Reference (VREF) Input Selection bits

VREFSEL<2:0>	ADREF+	ADREF-			
1xx	Reserved; do not use				
011	External VREFH	External VREFL			
010	AVdd	External VREFL			
001	External VREFH	AVss			
000	AVdd	AVss			

bit 12 **TRGSUSP:** Trigger Suspend bit

1 = Triggers are blocked from starting a new analog-to-digital conversion, but the ADC module is not disabled 0 = Triggers are not blocked

- bit 11 UPDIEN: Update Ready Interrupt Enable bit
 - $\ensuremath{\mathtt{1}}$ = Interrupt will be generated when the UPDRDY bit is set by hardware
 - 0 = No interrupt is generated
- bit 10 UPDRDY: ADC Update Ready Status bit
 - 1 = ADC SFRs can be updated
 - 0 = ADC SFRs cannot be updated
 - **Note:** This bit is only active while the TRGSUSP bit is set and there are no more running conversions of any ADC modules.
- bit 9 SAMP: Class 2 and Class 3 Analog Input Sampling Enable bit^(1,2,3,4)
 - 1 = The ADC S&H amplifier is sampling
 - 0 = The ADC S&H amplifier is holding
- bit 8 **RQCNVRT:** Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input through software.

- 1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
- 0 =Do not trigger the conversion
 - **Note:** This bit is automatically cleared in the next ADC clock cycle.
- bit 7 GLSWTRG: Global Level Software Trigger bit
 - 1 = Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
 - 0 = Do not trigger an analog-to-digital conversion
- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
 - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
 - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
 - 4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

REGISTER 29-1: CICON: CAN MODULE CONTROL REGISTER (CONTINUED)

- bit 13 SIDLE: CAN Stop in Idle bit

 CAN Stops operation when system enters Idle mode
 0 = CAN continues operation when system enters Idle mode
 bit 12 Unimplemented: Read as '0'
 bit 11 CANBUSY: CAN Module is Busy bit
 1 = The CAN module is active
 - 0 = The CAN module is completely disabled
- bit 10-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)

- 10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
- •
- •
- •

00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>) 00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—	_	-	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	_	-	—	—
15.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
15.0				STNADDR6<	:7:0>			
7.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
7.0				STNADDR5<	:7:0>			

REGISTER 30-37: EMAC1SA0: ETHERNET CONTROLLER MAC STATION ADDRESS 0 REGISTER

Legend:	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 Unimplemented: Read as '0'

- bit 15-8 **STNADDR6<7:0>:** Station Address Octet 6 bits These bits hold the sixth transmitted octet of the station address.
- bit 7-0 **STNADDR5<7:0>:** Station Address Octet 5 bits These bits hold the fifth transmitted octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

AC CHARACTERISTICS				Standar (unless Operatir	d Operating Conditions otherwise stated) ng temperature -40°C = -40°C =	: 2.1V t ≤ Ta ≤ + ≤ Ta ≤ +	o 3.6V ∙85°C for ∙125°C fo	Industrial r Extended	
Param. No.	Symbol	Cha	racteristic	s ⁽¹⁾	Min.	Max.	Units	Cone	ditions
TB10	ТтхН	TxCK High Time	Synchronous, with prescaler		[(12.5 ns or 1 TPBCLK3) /N] + 25 ns	—	ns	Must also meet parameter TB15	N = prescale value (1, 2, 4, 8, 16, 32, 64,
TB11	ΤτxL	TxCK Low Time	Synchron prescaler	ous, with	[(12.5 ns or 1 TPBCLK3) /N] + 25 ns	—	ns	Must also meet parameter TB15	256)
TB15	ΤτχΡ	TxCK Input	Synchron prescaler	ous, with	[(Greater of [(25 ns or 2 TPBCLK3)/N] + 30 ns	—	ns	VDD > 2.7V	
		Period			[(Greater of [(25 ns or 2 TPBCLK3)/N] + 50 ns	—	ns	VDD < 2.7V	
TB20	TCKEXTMRL	Delay from Clock Edge	External T e to Timer I	xCK ncrement	_	1	TPBCLK3		

TABLE 37-26: TIMER2-TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 37-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS



TABLE 37-27: INPUT CAPTURE MODULE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	Standard O (unless oth Operating te	$\begin{array}{ll} \mbox{perating Conditions: 2.1V} \\ \mbox{erwise stated}) \\ \mbox{ermperature} & -40^{\circ}C \leq TA \leq + \\ -40^{\circ}C \leq TA \leq + \end{array}$	to 3.6V 85°C for 125°C fo	Industri or Extend	al ded	
Param. No.	Symbol	Charac	teristics ⁽¹⁾	Min.	Max.	Units	Con	ditions
IC10	TCCL	ICx Input Low Time		[(12.5 ns or 1 TPBCLK3) /N] + 25 ns		ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	ТссН	ICx Input High Time		High Time [(12.5 ns or 1 TPBCLK3) /N] + 25 ns		ns	Must also meet parameter IC15.	
IC15	TCCP	ICx Input	t Period	[(25 ns or 2 ТРВСLК3) /N] + 50 ns	—	ns	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽²⁾	Maximum ⁽⁴⁾	Units	ts Conditions					
Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)									
EDC30a	7	52	mA	4 MHz (Note 3)					
EDC31a	8	56	mA	10 MHz					
EDC32a	13	66	mA	60 MHz (Note 3)					
EDC33a	21	86	mA	130 MHz (Note 3)					
EDC34	26	96	mA	180 MHz (Note 3)					

TABLE 38-3: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: The test conditions for IIDLE current measurements are as follows:

• Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled (USBPMD = 1), VUSB3V3 is connected to VSS, PBCLKx divisor = 1:128 ('x' ≠ 7)
- CPU is in Idle mode (CPU core Halted)
- L1 Cache and Prefetch modules are disabled
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.
- 4: Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

38.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MZ EF device AC characteristics and timing parameters.

TABLE 38-5:	SYSTEM TIMING REQUIREMENTS
-------------	----------------------------

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions	
EOS51	Fsys	System Frequency	DC	—	180	MHz	USB module disabled	
			30	_	180	MHz	USB module enabled	
EOS55a	Fрв	Peripheral Bus Frequency	DC		90	MHz	For PBCLKx, 'x' \neq 4, 7	
EOS55b			DC		180	MHz	For PBCLK4, PBCLK7	
EOS56	Fref	Reference Clock Frequency	_		45	MHz	For REFCLKI1, 3, 4 and REFCLKO1, 3, 4 pins	

TABLE 38-6: PLL CLOCK TIMING SPECIFICATIONS

AC CHAF	RACTERIS	STICS	Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					or Extended
Param. No.	Symbol	Characteristi	Min.	Typical	Max.	Units	Conditions	
EOS54a	Fpll	PLL Output Frequency Range		10	_	180	MHz	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{PBCLK2}{\sqrt{CommunicationClock}}}}$$

For example, if PBCLK2 = 100 MHz and SPI bit rate = 50 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{100}{50}}} = \frac{D_{CLK}}{1.41}$$

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

U

UART	
USB Interface Diagram	
V	
Voltage Regulator (On-Chip)	603
W	
WWW Address WWW, On-Line Support	733 12